HPCS Languages Move Forward: A Q&A with Rusty Lusk

By Nicole Hemsoth

August 25, 2006

In July, Oak Ridge National Laboratory hosted an HPCS (High-Productivity Computing System) Language Workshop to discuss the status of the next-generation HPC languages — Chapel (Cray), X10 (IBM) and Fortress (Sun Microsystems) — being developed by the three DARPA HPCS Phase II vendors. Workshop attendees discussed design and compiler/runtime implementation issues associated with the three entries as well as how the language component of HPCS would evolve as Phase II of the program comes to a conclusion.

HPCwire got the opportunity to ask Rusty Lusk, one of the HPCS Language Workshop principle organizers and the Acting Division Director of the Mathematics and Computer Science Division at Argonne National Laboratory, about the current state of the HPCS language effort and about some of the challenges that lie ahead as the program enters Phase III.

HPCwire: The DARPA High Productivity Computing Systems (HPCS) project is set to enter Phase III soon. Can you tell us a bit about the language component of the project?

Rusty Lusk: DARPA’s approach to increasing productivity in HPC application development involved both a new generation of machines and a new compute language, intended to work together. The language project has produced three prototypes: X10 from IBM, Fortress from Sun, and Chapel from Cray. Each contains innovative concepts designed to make it easer to write scalable parallel programs.

HPCwire: What is the current state of the HPCS languages: X10, Chapel, and Fortress?

Lusk: DARPA sponsored a small workshop this summer at which the three HPCS vendors — Cray, IBM, and Sun — presented frank reports on the current state of their language development projects. I was impressed by the progress each of them has made in the past year. They have moved beyond conceptual design to a nearly finalized syntax and are proceeding with implementation of the compiler, runtime libraries, and tools necessary to make a language viable.

They face a difficult challenge. Successful new languages are rare, and DARPA has commissioned these to take particular advantage of the HPCS machines, prototypes of which have not yet appeared. While these machines will provide hardware support for advanced languages such as these, there must also be a way to use the new languages on a wide class of parallel machines, or else a critical mass of users will never materialize.

HPCwire: What are the vendor plans for their languages through December 2007?

Lusk: DARPA is supporting all three independent language development efforts through the end of 2007, as the overall HPCS project transitions to Phase III. By the end of next year, the vendors expect to have final public versions of their syntax and semantics and to have prototype implementations available on current platforms so that applications can begin experimentation with them. These implementations may not provide every feature in the new languages, but they will enable application developers to get a feel for the extent to which the new languages enhance productivity.

HPCwire: What requirements do applications have for new programming languages?

Lusk: Of course each language has its own specific requirements, but there is a general feeling that “there must be a better way” than the current dominant HPC approach of MPI coupled to a traditional serial language like C, C++, or Fortran. Standardization of message-passing syntax in MPI was the last widely adopted advance in parallel programming methodology, and it is a dozen years old at this point. The PGAS (Partitioned Global Address Space) languages — UPC, Co-Array Fortran, and Titanium — are making a lot of progress in showing applications the joys of eschewing explicit message passing. They meet the “requirement” that applications have for a more convenient way of addressing memory, but so far they have attracted only a small (but enthusiastic!) set of followers. The HPCS languages hope to meet this requirement in more flexible ways and convenient ways.

HPCwire: What is the next step for the HPCS languages? Can we develop a process for selecting among them or merging them so as to focus on one new language? What are the vendor recommendations for the process of moving from three HPCS languages to one?
 
Lusk: At this summer’s workshop we proposed a scenario in which all three languages focus for the next year on finalizing their language definitions and preparing a performance demo, at least of a language subset, on a large-scale parallel machine. Concurrently there would be workshops on specific implementation issues such as memory models and data distributions that are common to the three languages. An effort to define a common communication runtime system for multi-core processors is being proposed to begin in this time frame. It will be a few years before enough implementation and application experience has been acquired to begin an effort by the parallel computing community to define a common high-productivity language for ultra-scale machines.

HPCwire: What are the barriers to adoption of a new language by parts of the HPC community, and how can these barriers be overcome?
 
Lusk: The main barrier is one of credibility. Application developers are necessarily conservative, since their software is likely to outlive multiple generations of hardware, and hence unlikely to begin employing a new language until it has demonstrated that it can deliver performance on high-end computers, can interact smoothly with the entire ecosystem of existing libraries and tools, and can measurably increase the productivity of application developer teams. So the plan is to deliver performance demonstrations in the near term, and then hold tutorials and workshops to spread the word. During the next few years, the language developers will work closely with applications groups to develop experience with programming methodologies, library development and tool use. At that point perhaps an MPI Forum-like process could begin, involving all parts of the HPC community, to define a single HPCS language, with these languages providing important input and serving as primary examples.

HPCwire: What basic computer science research is needed to support the development of compiler and runtime systems that implementations of languages like these will require for achieving high performance on the machines of the near future?
 
Lusk: Several classical computer science research areas will necessarily be involved. Compilation, of course, faces particular challenges in translating the data descriptions in the program to a layout in what might be a complex, hierarchical memory system. Program statements that access memory may trigger complex sequences of events in the runtime system. Development of a common runtime system that can support the new languages and also current approaches is a particularly challenging research topic. If such a system proves possible, it will have valuable benefits to vendors, library developers, and tools providers. Furthermore, the specification and development of tools for debugging and performance analysis at the very large scale envisioned for the environments in which these languages will be used provides a tough but tractable set of problems for the computer science community to address.

HPCwire: Where can our readers find out more about Chapel, X10, and Fortress?

Lusk: One place is the Web site http://crd.lbl.gov/~parry/hpcs_resources.html.

—–

Rusty LuskEwing (“Rusty”) Lusk is Acting Division Director of the Mathematics and Computer Science Division at U.S. Department of Energy’s Argonne National Laboratory. A Kansas native, Dr. Lusk received his B.A. in mathematics from the University of Notre Dame in 1965 and his Ph.D. in mathematics from the University of Maryland in 1970. He began his career as an assistant professor of mathematics at Northern Illinois University, later moving to the Computer Science Department where he became a full professor and acting chairman.

He joined Argonne in 1982 and is a leading member of the team responsible for MPICH2, an implementation of the MPI message-passing interface standard and winner of the 2005 R&D 100 award from R&D magazine. This open source implementation has been adopted by leading computer vendors including IBM, Microsoft, Cray, HP, and Sun. He is the author of five books and more than a hundred research articles in mathematics, automated deduction, and parallel computing and has chaired numerous professional events.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire