The Microsoft of FPGAs

By Michael Feldman

October 27, 2006

HPC and modern computing in general has a seemingly insatiable demand for more performance, better efficiency and scalability. Now with the expansion of computing to practically every commercial and non-commercial endeavor, an additional requirement is to apply these attributes to a much wider range of applications.

“So there's a need there for more types of processing,” says Jeff Jussel, vice president of marketing and general manager of the Americas for Celoxica. “There's a number of ways the industry is addressing that — with massively parallel processing (MPP) and with all sorts of different types of co-processors. At Celoxica, we believe that the FPGA represents a huge opportunity for co-processing, because it can deliver the massive parallelization, with the advantages of custom hardware, but in a way that is programmable.”

But there are three things that you need in order for FPGAs to really take off:

  1. Capable hardware: You've got to have the FPGAs that are powerful enough to handle the load, and do something interesting. Today that's not a problem. For example, even the standard technology Xilinx Virtex 4 (90nm) devices have the capability to run workloads from the financial services, oil and gas, and life science spaces with much higher performance than conventional scalar processors.
  2. High performance interconnects: You can't just use a PCI bus to communicate with the processor to provide the level of bandwidth and latency required to offload anything very interesting. But with PCI Express and HyperTransport, that level of interconnect performance is now available.
  3. Programmability: You can't expect software developers on Wall Street to understand RTL (register transfer level) technology to program the hardware. Familiar software tools and programming models need to be available. This is the biggest challenge for FPGAs today.

“That's where the tools that Celoxica provides comes in,” says Jussel. “That's our mission in life — to make that FPGA programming transparent. And in doing so, enable FPGA use for the high performance computing market.”

As part of this strategy, this week Celoxica announced a new off-the-shelf hardware and software compiler design bundle for high performance computing using HyperTransport (HTX) slots. The HTX bundle combines an intellectual property (IP) core for HTX connectivity, an FPGA-based HTX acceleration card and a software programming environment. The solution is designed to allow users to accelerate applications in Opteron-based computing systems with FPGA co-processing and HyperTransport technology. The bundle provides compilers that map C code onto FPGA hardware, a run-time OS (RTOS) for FPGA computing, and FPGA hardware that plugs into a host server system.

The hardware consists of the RCHTX acceleration card, which includes two Xilinx Virtex 4 FPGAs devices (in the future it will support more advanced Virtex 5 devices), 24 MB of QDR SRAM, and a range of I/O. The main co-processor FPGA is a 16 million gate device that is meant to run the user algorithms. The second FPGA is configured as a bridge, containing an HTX IP core developed by Celoxica. The bridge FPGA and IP provide the HyperTransport interconnect between the FPGA co-processor and the host processor system and memory space.

The software component consists of the DK Design Suite, which includes a C compiler for programming the FPGA co-processor, a board support package (BSP) and data communications drivers for the RCHTX card, a basic floating point library (single and double precision) and the software API which provides the interfaces.

The idea is not for the user to port their whole application to the FPGAs, just the compute-intensive algorithms that represent the workload bottlenecks. For example FFT calculations, a Black Scholes algorithm or wave migration calculations can be offloaded to the FPGA to take advantage of the parallel hardware resources.

The user replaces the algorithm loop in the original FORTRAN or C source with a Celoxica API call, which calls the C code that will be compiled into the FPGA. Jussel says the original algorithm needs to be “tweaked” somewhat to insert parallelism, but they've tried to simplify this as much as possible. The FPGA C compiler brings in the appropriate run-time pieces to make it work in its new hardware environment. At execution time, the data communication between the host processor and the FPGA is done across the HyperTransport connection, but this is transparent to the user.

Jussel notes that the product announced this week represents the first FPGA solutions that uses the HTX slot. DRC Computer Corporation has a somewhat similar solution, where its FPGA uses an Opteron socket to directly connect to HyperTransport. As it turns out, DRC is an OEM partner with Celoxica and makes use of the same C compiler technology.

Celoxica's current (beta) customers for the HTX solution are in the financial services, oil & gas, and life sciences industries. With this particular product, users have achieved a 200X performance improvement for the application (offloading a Black Scholes algorithm to the FPGA).

“We've done enough with the finance industry to know that the metric we need to hit is about a 10X price-performance benefit,” says Jussel. “If we hit that 10X factor then it's worth it for them to invest in new technology. And we've been able to show quite a bit greater than 10X for all these applications.”

Even though this HTX product includes the FPGA card, hardware is not Celoxica's main focus. The company's real goal is to be the leader in compilers and the run-time support for FPGAs. Jussel says that compared to other FPGA compiler companies, Celoxica is quite a bit larger and more established, having developed and matured its software technology over the past 10 years. It provides the compiler for the SGI RASC RC100 system as well as Cray FPGA systems, not to mention its large customer base in the embedded computing space — still the majority of their business. But because FPGAs have this unique aspect of reconfigurability and high performance, the company believes that these devices will become ubiquitous throughout computing. And Celoxica wants to be there with their software.

Says Jussel: “We really want to be the Microsoft of FPGA computing. We want to provide the compilers and RTOS for that solution.”

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire