AMD Server Roadmap: Cores, Lots of Them

By Michael Feldman

December 1, 2009

Even though SC09 was something of a coming out party for GPU computing, CPUs are the foundation of high performance computing. The x86 architecture, in particular, continues to dominate the space, with Intel clearly owning the majority of the HPC server market. That dominance will probably remain for the foreseeable future. AMD’s server roadmap over the next couple of years may be able to blunt some of its rival’s momentum, but there are no magic bullets in the company’s arsenal.

At AMD’s Financial Analyst Day on November 11, the company laid out its 2010-2011 product roadmap across all its markets. This year the company focused a lot more on its client-side products, with quite a bit of emphasis devoted to its CPU-GPU “Fusion” chip strategy (which I’ll get to in a moment). For the near term, AMD’s Opteron processors will be carrying the HPC load.

In early 2010, the 45nm “Magny-Cours” processor family will kick off the Opteron 6000 series, using the new “Maranello” platform and G34 socket. Magny-Cours will fulfill the 2P and 4P/8P server markets and is positioned as the “performance” Opteron chip. As such, it is expected to attract the majority of HPC server adoption, although the lower-power 1P and 2P Opteron 4000 series chips may be employed in certain cases. Magny-Cours will come with 8 or 12 cores, doubling up on the previous generation’s Shanghai and Istanbul processors, respectively. Likewise, the memory channels have doubled from 2 to 4, just to keep cores and memory bandwidth in balance. Other enhancements include DDR3 memory support and an Enhanced C1 state (C1E) to reduce power consumption under partial loads.

None of this is news. AMD has been talking up Magny-Cours for awhile now. However, the company did offer some new details about “Interlagos,” the Magny-Cours sequel that’s scheduled for release in 2011. Interlagos will be on the 32nm process node and will come in 12- and 16-core flavors. But it’s more than just core addition enabled by a process shrink. Interlagos will be based on the next-generation “Bulldozer” core architecture, which turns out to be a rather unique design.

According to AMD, each Bulldozer ” module consists of two integer “cores” plus a floating point unit (FPU) that encompasses two 128-bit wide FMACs. Each core and the FPU, has its own instruction scheduler. The FPU itself can either be dedicated to one of the integer cores or shared between the two of them. On the surface it looks as if AMD scrimped on floating point execution in favor of integer execution, but until more details are revealed on how Bulldozer performs on real workloads, it’s probably best to withhold judgement.

 Apparently AMD is counting the integer cores as actual cores, so a 16-core Interlagos processor would be made up of 8 Bulldozer modules. In reality, each module appears as a single core to software, but can carry two threads in SMT fashion. It seems like AMD has needlessly confused the semantics here. It probably would have been better just to call each Bulldozer module a core, with the further explanation that dedicated hardware exists to serve two threads of control simultaneously.

While AMD is going core happy, Intel will be doing its usual tick-tock routine. The 32nm “Westmere” shrink of Nehalem is due out in 2010, with the six-core Westmere EP slated for release in the first half of the year. In 2011, the new “Sandy Bridge” microarchitecture products will show up to meet Bulldozer head on. Trying to battle Intel in the CPU arena is going to be tough for AMD. Intel is about a year ahead of its smaller rival in semiconductor process technology, and has a much larger R&D effort to drive engineering innovation.

Where AMD has the upper hand is its GPU technology, courtesy of its ATI division. That’s why the company’s big focus for the next couple of years will be to fulfill its so-called Fusion strategy of integrating CPU and GPU IP onto the same die. It’s something CPU-centric Intel and, to a lesser extent, GPU-centric NVIDIA are also pursuing, but without the benefit of strong technologies in both areas.

The idea is to create an heterogeneous chip architecture that combines the CPU’s strength in sequential processing with the GPU’s superior data parallel processing capabilities. AMD calls this new architecture an APU (for Accelerated Processing Unit). Applications that mix video, audio, and graphics into more traditional applications will be the main beneficiaries, but that happens to represent a lot of the Web-related content at the heart of computing today. “I think Fusion is going to bring the forward pass to the computing business,” gushed AMD CEO Dirk Meyer at the recent Financial Analyst Day.

Unfortunately for HPC users, for the time being all of AMD’s Fusion efforts are aimed at the client side. The first APU, called Llano, is scheduled to show up in 2011. The GPU performance of these heterogeneous chips won’t rival discrete graphics devices, since die real estate obviously has to be shared with CPU resources. So in the near term at least, AMD will continue to offer standalone GPU products for high-end graphics users and, presumably, HPC users via its FireStream products. The only suggestion that APUs might extend beyond the client space was offered on a slide of AMD’s server roadmap, which had heterogeneous computing appear after 2012.

AMD’s focus on client computing is understandable since that is where most of the growth opportunities exist, albeit at smaller margins than the server space. Even in the latter market, AMD is focusing on mainstream enterprise needs. According to them, their “performance cluster” segment represents only 5 percent of their total server market, giving them little incentive to craft specialty products for the high end. In fact, Intel is more likely to be adventuresome, inasmuch as it can leverage a greater economy of scale than its smaller competitor. The chip maker’s recent announcement of a new collaboration with NEC is an example of the way Intel is pursuing special-purpose HPC.

Despite the dominance of Intel, most HPC system vendors are expected to continue to offer Opteron-based hardware. Certainly AMD’s devotion to upgradeability has made the system vendor’s life a little easier. And in any case, no one wants to return to a single source x86 world.

Cray is sort of a special case. At SC09, the company announced the XT6 (and mid-range XT6m) supercomputer, which will incorporate the Magny-Cours processor, thus fulfilling Cray’s commitment to stick with AMD until at least 2010. Since AMD will introduce the G34-compatible Interlagos in 2011, one can assume at XT6 gear will be socket upgradeable for at least another year. Beyond that, or maybe even before the XT6 has run its course, Cray may exercise its Intel option. When the supercomputer maker brought Intel inside in 2008, certainly it had more in mind than using Xeon silicon for its deskside CX1 system. I would expect to see a high-end supercomputer line with Intel processors introduced sometime within the next couple of years.

The wild card is NVIDIA. If more high performance computing over the next couple of years begins to rely on NVIDIA GPUs (or even AMD/ATI GPUs) to drive performance, the choice of CPU is calculated differently. In this case, cost and power concerns would tend to override performance, placing Opterons on a more even playing field with their Xeon counterparts. And if AMD and NVIDIA could bring themselves to collaborate on some sort of mutually-beneficial Opteron CPU/Fermi GPU arrangement, that might present an interesting challenge to Intel’s preeminence in HPC.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire