Intel Charts Its Multicore and Manycore Future for HPC

By Michael Feldman

December 1, 2010

A lot of discussion at this year’s Supercomputing Conference was devoted to manycore architectures and exascale computing — two topics which seem to go hand-in-hand. But as the community hurtles toward the exaflop milestone, it has become clear that the natural evolution of multicore x86 CPUs won’t get the industry very far toward that goal. Manycore GPGPUs, on the other hand, do appear to be a viable path to exascale computing. So where does that leave GPU-less Intel?

In a nutshell, Intel’s answer to GPGPUs is its new Many Integrated Core (MIC) architecture. MIC, which was unveiled at the International Supercomputing Conference (ISC’10) this summer in Germany, is the recycled Larrabee technology that Intel originally developed for the high end graphics and visualization markets. When it became clear that effort wouldn’t yield a competitive alternative to the established GPUs from NVIDIA and AMD, Intel scrapped the project and recast the technology as an HPC accelerator.

To dig a little deeper into Intel’s HPC strategy, HPCwire spoke with Rajeeb Hazra, the general manager for the High Performance Computing group at Intel. A 15-year veteran of Intel, Hazra took over the HPC GM position from Richard Dracott in July of this year. Prior to that, Hazra was the director of the Supercomputing Architecture and Planning (SAP) group, which focuses on designing architectures for the highest end platforms, that is, petaflop and exaflop computing.

His experience in the supercomputing group was fortuitous, given that Intel’s biggest challenge in the server market is likely to be delivering products for the elite end of high performance computing. Today Intel is the dominant processor supplier for all HPC platforms, from top 10 supercomputers, to clusters, and down to high performance clients. The plan is to continue to do so. “Our objective is to bring to the high performance computing marketplace innovations that drive essentially all of HPC, from the very high end of supercomputing to volume workstations,” Hazra told HPCwire.

Intel’s MIC architecture stands to be a big part of that. Hazra says it will be the basis for its manycore processor design for the next decade and beyond. But first they have to hit a moving target. The rapid ascension of general-purpose GPUs into high performance computing over the last three years has given NVIDIA, and to a lesser extent AMD, a formidable head start.

As of October, the fastest supercomputer in the world, the Tianhe-1A, is a GPU-CPU hybrid. That machine delivers 2.5 petaflops on Linpack, with the vast majority of those FLOPS being supplied by the GPUs. There are a handful of other top 100 GPU-powered supercomputers, and more are on the way. If Intel doesn’t have a viable alternative to the GPGPU juggernaut, its chips will be relegated to the role of supporting player in a lot of future supercomputers, not to mention mainstream clusters and high performance workstations.

Although MIC is a modified x86 implementation and is a completely different architecture from GPGPUs, it is aimed to solve the same problem — namely to get a lot of floating point performance in a very energy efficient package. (For a detailed comparison between MIC and the latest generation Fermi GPU, see Michael Wolfe’s in-depth analysis.) It is also intended to be used in the same manner as a GPU, namely as a floating point accelerator connected to a conventional x86 processor. The common thread is that both architectures are using a high degree of parallelism and simple cores to extract a lot of performance per watt.

That’s a valuable attribute for any HPC platform, but it’s critical for the next generation of multi-petaflop supercomputers. Hazra notes the performance increase in the top 100 supercomputers over the last 10 years was achieved mainly via the scale-out model, that is, adding more processors and more nodes. New CPU architectures changed the slope of the performance per watt curve somewhat, but systems have generally gotten larger, thus consuming more power.

That can’t continue for more than a few more years. It’s not practical to build a 500 petaflop system that consumes 300 megawatts. The conventional wisdom suggests power is going to capped at something between 20 and 40 megawatts for a single machine. So you can’t just ride the performance curve of existing Xeons or Opterons and expect to deliver the required performance for these future systems. “As we look out over the next five to ten years, those systems have some fundamental inflection points,” concedes Hazra.

While Intel intends to deliver the performance per watt similar to that of a GPGPU, it will do so in an x86 framework. Hazra says that will allow applications to transition from single-threaded codes to highly-parallel codes without changing the underlying model. Intel will supply compiler and runtime software support for the product, and if it becomes a commercial success, other vendors, no doubt, will add their products as well. Intel will also provide a common set of development tools to be used across the Xeon and MIC products, such that differences between the two architectures are encapsulated within tools. The goal is to be able to recompile any x86 source and have it automatically spit out MIC instructions.

The idea, of course, is to maximize programmer productivity — and not just for new codes, but also for legacy codes that represent years or even decades of investment. Intel does seem to have an advantage here. Although a Xeon-MIC combo is still a heterogeneous platform, it will be a lot more homogeneous, at least from an instruction set point of view, than say a Xeon-GPGPU platform. Hazra believes that the path they are pursuing with the x86 Intel architecture on both sides will allow them to provide a more balanced heterogeneous system. If Intel can truly deliver a minimally-painful software transition from multicore Xeons to manycore MICs, they will have a compelling HPC accelerator offering. “We believe the MIC architecture will become the workhorse as more and more applications and algorithms are able to take advantage of parallelism,” said Hazra.

The first MIC product, codenamed “Knights Corner,” is to be built with the chipmaker’s 22nm process technology. Given that the 22nm fabs will most likely be used for higher volume chips to start, we probably won’t see the first MIC until sometime in 2012. Knights Corner is supposed to be a 50-core chip, but Intel has not as yet supplied any estimated performance metrics.

Meanwhile, the chipmaker will continue to develop its multicore Xeon line that spans the enterprise and “volume” HPC market. Not every HPC application is going to need manycore acceleration, and for those codes that are more aligned with coarse-grained parallelism or are especially geared toward single-threaded performance, Xeons will be the chip of choice.

The Xeon line will continue to be developed using Intel’s 12-month tick-tock cadence — a process shrink followed by a microarchitecture update — used for its mainstream x86 processors. According to Hazra, though, the MIC cadence will be slower, more like a 18-24 month cadence, although in this case each processor update could encapsulate more significant architectural changes. This schedule aligns closely with the pace NVIDIA and AMD have set with their GPGPU offerings, and is pretty much what one would expect for a relatively low-volume accelerator.

The big unknown is if Intel can deliver the goods in time to reverse the GPGPU momentum. NVIDIA and AMD have a three-year head start, which will be extended to five years by the time the first commercial MIC chips hit the streets. Intel as a company doesn’t need to rely on the success of this manycore product for its success, but its HPC aspirations seem to be tied to it. 2012 is shaping up to be an interesting year.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire