Intel Sets High Water Mark of One Teraflop with ‘Knights Corner’

By Michael Feldman

November 16, 2011

At SC11 in Seattle, Intel showed off an early silicon version of Intel’s Many Integrated Core (MIC) “Knight Corner,” the codename for its first commercial product based on their MIC architecture. The demonstration was performed for the benefit of reporters and analysts, who got to see the new chip in action at a press briefing here on Tuesday afternoon. The jury-rigged test setup had the chip running DGEMM (the double precision floating point version of the general matrix multiply algorithm) at a rather amazing one teraflop/second.

Rajeeb Hazra, GM of Intel’s Technical Computing, Datacenter and Connected Systems Group, waved one of the pre-production chip in front of audience, saying that they had produced “a few tens of chips” for early testing. According to Hazra, they were manufactured at one of their fabs using their 22nm process technology.

He was less forthcoming about other details on the chip however, dodging questions about core counts (once again reiterating that it will be more than 50), processor clock speed, and power consumption. On that last point, it’s likely that TDP is likely to be in the GPU-like 200 to 275 watt range, inasmuch as the coprocessors are destined for servers and workstations, which only have so much leeway with regard to power envelopes.

I did manage to find out the Knight Corner does indeed support ECC memory, although it wasn’t turned on for the DGEMM demo. According to the attending engineer, it doesn’t effect the flops on that code, but will lower performance somewhat on more general applications.

As Hazra pointed out in the briefing, this is the first general-purpose chip in history that is able to hit the one teraflop mark. And while that is true, it should be noted that NVIDIA’s “Kepler” GPU, which is likely to be in production prior to Knights Corner, will probably deliver somewhere between 1.2 to 1.4 double precision teraflops, or about twice that of the current Fermi-class Tesla GPUs.

Nonetheless, the early edition Knight Corner is a remarkable achievement by Intel, and something of a watershed moment for x86 chip making. In 1997, ASCI Red, an Pentium II Xeon-based supercomputer, needed 9,298 processor to hit this same one teraflop mark. And that machine, which was spread out over 72 cabinets, sucked up 800 KW of power.

The production Knights Corner chips delivered in a year or so may actually end up delivering something north of one teraflop, so it’s not a given that NVIDIA will win the flops battle in 2012. In any case, Intel is probably not overly concerned about absolute performance. It’s made a good case that the programming model for MIC will be the real differentiator here.

For some time Intel has been touting that its own x86 parallel compiler and development tools will offer complete support for MIC coprocessors, making the application porting effort much more productive than CUDA. When the code in question incorporates MIC-friendly parallel frameworks like OpenMP, initial porting may amount to no more than a recompile and a re-link. If that pans out as advertised, the ease-of-programming feature will ultimately be the deciding factor in MIC’s favor.

During the press briefing, R. Glenn Brook, a computational scientist at the National Institute for Computational Sciences, University of Tennessee, reported that his team had ported tens of million of lines of legacy science codes to MIC (on prototype “Knights Ferry” coprocessor-powered clusters) in under three months. According to Brook, some of these applications will probably never be ported to GPUs because the complexity of these codes would make the endeavor too onerous.

Clearly, Intel sees their manycore architecture as a path to exascale. In this realm power efficiency is the whole ball game, and MIC is inherently superior to more traditional x86 CPUs in this regard. If we assume Knights Corner is a 250 watt part, it will be able to deliver 4 gigaflops/watt today. That still a far cry from the 50 gigaflops/watt target for an exaflop system (which also has to include memory, interconnects, power supplies, etc.), but the performance/watt trajectory is much more in line with exascale efficiency compared Intel’s mainstream Xeon line.

Speaking of which, Hazra offered up some interesting performance stats on their new Xeon E5 (Sandy Bridge EP) processors. According to Intel testing, the Xeon E5-2680 chip delivers 172 gigaflops of peak performance. And while that bests any of the AMD Opteron 6200 series processors, it’s still well under 2 gigaflops/watt (hard to tell exactly since Intel hasn’t provided TDPs on these pre-launched parts). From that perspective, a traditional Xeon, at least without an on-chip MIC coprocessor, has a rather uncertain future in the exascale era.

But at least for the early petascale era, the Xeon processor is doing just fine. The previous generation Xeon 5600 line is in 223 of the top 500 supercomputers in the world. And the aforementioned Xeon E5 is already in 10 systems, despite the fact that the product won’t be officially launched until the first half of 2012 (which, to my mind, makes the term launch kind of meaningless).

In addition, the E5 will also be making an appearance in future top 10 systems, like GENCI’s 2-petaflop “Curie” super. It is also the CPU of choice for TACC’s 10-petaflop “Stampede” supercomputer, which is scheduled for deployment in early 2013. In this case though, the E5 will be eclipsed by the Knights Corner coprocessors, which will provide 8 of those 10 petaflops. If that trend holds, then MIC will indeed be Intel’s dominant supercomputing architecture for the second half the decade.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire