Novel Chip Technology to Power GRAPE-8 Supercomputer

By Michael Feldman

May 10, 2012

With the fastest supercomputers on the planet sporting multi-megawatt appetites, green HPC has become all the rage. The IBM Blue Gene/Q machine is currently number one in energy-efficient flops, but a new FPGA-like technology brought to market by semiconductor startup eASIC is providing an even greener computing solution. And one HPC project in Japan, known as GRAPE, is using the chips to power its newest supercomputer.

GRAPE, which stands for Gravity Pipe, is a Japanese computing project that is focused on astrophysical simulation. (More specifically, the application uses Newtonian physics to compute the interaction of particles in N-body systems). The project, which began in 1989, has gone through eight generations of hardware, all of which were built as special-purpose supercomputer systems.

Each of the GRAPE machines was powered by a custom-built chip, specifically designed to optimize the astrophysical calculations that form the basis of the simulation work. The special-purpose processors were hooked up as external accelerators, using more conventional CPU-based host systems, in the form or workstations or servers, to drive the application.

The first-generation machine, GRAPE-1, managed just 240 single precision megaflops in 1989. The following year, the team build a double precision processor, which culminated in the 40-megaflop GRAPE-2. In 1998, they fielded GRAPE-4, their first teraflop system. The most recently system, GRAPE-DR, was designed to be a petascale machine, although its TOP500 entry showed up in 2009 as an 84.5 teraflop cluster.

Even though the GRAPE team was able to squeeze a lot more performance out of specially built hardware than they would have using general-purpose HPC machinery, it’s an expensive proposition. Each GRAPE iteration was based on a different ASIC design, necessitating the costly and time-consuming process of chip design, verification, and production. And as transistor geometries shrunk, development costs soared.

As the GRAPE team at Hitotsubashi University and the Tokyo Institute of Technology began planning the next generation, they decided that chip R&D could take up no more than a quarter of system’s cost. But given the escalating expense of processor development, they would overshoot that by a wide margin. In 2010, they estimated it would take on the order of $10 million to develop a new custom ASIC on 45nm technology. So when it came time for GRAPE-8, the engineers were looking for alternatives.

The natural candidates were GPUs and FPGAs, which offer a lot of computational horsepower in an energy-efficient package. Each had its advantages: FPGAs in customization capability, GPUs in raw computing power. Ultimately though, they opted for a technology developed by eASIC, a fabless semiconductor company that offered a special kind of purpose-built ASIC, based on an FPGA workflow.

The technology had little grounding in high performance computing, being used mostly in embedded platforms, like wireless infrastructure and enterprise storage hardware. But the GRAPE designers were impressed by the efficiency of the technology. With an eASIC chip, they could get the same computational power as an FPGA for a tenth of the size and at about a third of the cost. And although the latest GPUs were slightly more powerful flop-wise than what eASIC could deliver, power consumption was an order of magnitude higher.

In a nutshell, the company offers something between an FPGA and a conventional ASIC. According to Niall Battson, eASIC’s Senior Product Manager, it looks like a field-programmable gate array, but “all the programming circuitry has been taken out.” That saves on both chip real estate and power since that circuitry doesn’t end up on the die.

In essence, the company is able to take an FPGA design (in RTL or whatever) and produce an ASIC from it. But not a conventional one. Battson says their real secret sauce is that the logic is laid down in a single silicon layer, rather than the four or five used for conventional ASICs. That simplification greatly speeds up chip validation and manufacturing, so much so that they can turn around a production chip in 4 to 6 months, depending upon the complexity of the design.

While the logic density and power efficiency are less than that of a standard ASIC, the up-front costs are considerably lower. For customers whose volumes eventually warrant a “true” ASIC (like for disk drive controllers), eASIC provides a service that takes the customer’s design through that final step of hardening.

For the astrophysics simulation supercomputer, no such step was necessary. The 45nm chip eASIC built and delivered for the new GRAPE-8 system achieves close to 500 gigaflops (250 MHz) with a power draw of just 10 watts. The GRAPE-8 accelerator board houses two of these custom chips, plus a standard processor, delivering 960 gigaflops in 46 watts. When hooked up to a PC host, another 200 watts is added. Even in this makeshift configuration, the system achieves 6.5 gigaflops per watt, about three times better that the 2.1 gigaflops per watt held by IBM’s Blue Gene/Q, the current Green500 champ.

Of course, the Blue Gene/Q is a general-purpose supercomputer, so the comparison is bit of apples-to-oranges. But the generality of computer designs exists on a continuum, not as a binary taxonomy. In general, better performance and power efficiency can be achieved as more specialization is incorporated into the hardware. The downside is that such single-application machines are notoriously expensive, which explains why there are so few of them. Besides GRAPE, only the Anton supercomputer (for molecular dynamics simulations) is still using application-specific ASICs.

The GRAPE designers are actually interested in building a more ambidextrous machine to handle a greater variety of science applications. In fact, the GRAPE-DR machine was a bit of a departure from its predecessors and was intended for applications outside of astrophysics simulations, including genome analysis, protein modeling and molecular dynamics.

According to Battson, a more general-purpose SIMD chip is certainly possible under an eASIC scheme, and they’re considering how they might be able to tweak their technology to make that happen. The company’s next generation 28nm product is slated to deliver twice the performance, while halving power consumption, so there is some headroom for added capabilities. The main problem he says is that a general-purpose SIMD ASIC would probably need to run twice as fast as the GRAPE-8 chip to deliver reasonable performance, and that drives up power consumption.

Of course, with the prospect of energy-sucking exascale machines on the horizon, application-specific supercomputing could make a comeback, especially if spinning out purpose-built accelerators was made fast and affordable. In that case, eASIC and its technology might find itself with a lot of eager suitors.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire