OpenMP Takes To Accelerated Computing

By Michael Feldman

November 27, 2012

OpenMP, the popular parallel programming standard for high performance computing, is about to come out with a new version incorporating a number of enhancements, the most significant one being support for HPC accelerators. Version 4.0 will include the functionality that was implemented in OpenACC, the accelerator API that splintered off from the OpenMP work, as well as offer additional support beyond that. The new standard is expected to become the the law of the land sometime in early 2013.

In high performance computing, OpenMP serves as the de facto parallel programming framework for shared memory environments — that is, code that shares a coherent memory space within a server node. Combined with MPI, which supports distributed parallelism across many nodes, the two standards provide the software foundation for most HPC applications.

Since the advent of multicore CPUs, and more recently attached accelerators like GPUs, parallelism at the node level has skyrocketed. While OpenMP has supported multicore processors for most of its 15-year history, support for accelerators is just now being folded in.

Some would say a little late. GPU computing has been around for six years, thanks mostly to the efforts of NVIDIA, which has spearheaded this new programming paradigm. In fact, the GPU maker’s early and mostly unchallenged entrance into HPC acceleration led to the emergence of a number of other parallel programming frameworks, including NVIDIA’s own CUDA software toolset, OpenCL, and more recently, OpenACC.

OpenACC is somewhat of a historical accident. Although the OpenMP accelerator work began a few years ago, at that time NVIDIA had the only credible products on the market, namely its Tesla GPU offerings. Customers of those products wanted a directives-based API for current development work that offered a higher level framework than either CUDA or OpenCL, and had at least some promise of hardware independence. At the time, it looked like that until Intel brought its Xeon Phi coprocessor to market there would be no OpenMP accelerator standard. So NVIDIA, along with Cray, and compiler-makers CAPS enterprise and The Portland Group Inc (PGI), developed OpenACC based on some of the initial OpenMP effort.

As a result of this common history, both OpenMP and OpenACC offer a directives based approach to parallel programming, and in the case of developing codes for accelerators, share many of the same capabilities. Intel senior scientist and OpenMP evangelist Tim Mattson says the emerging OpenMP accelerator standard is more or less a superset of the OpenACC API. According to him, porting an OpenACC code to OpenMP will be relatively easy. “Moving from OpenACC to the OpenMP directives as defined in the current Technical Report, is trivial,” says Mattson.

The Technical Report he refers to is the document released by the OpenMP Architecture Review Board (ARB) three weeks ago, the idea being to gather user and vendor feedback before incorporating the new directives into OpenMP 4.0. Assuming all goes as planned the final version of the accelerator directives will be slid into OpenMP 4.0 by the first quarter of 2013, first as a release candidate, and soon thereafter as an official standard. The new version will also have a number of other enhancements including thread affinity (enables users to define where to execute OpenMP threads) initial support for Fortran 2003, SIMD support (to vectorize serial and parallelized loops), user-defined reductions, and sequentially consistent atomics.

The Technical Report was a product of the ARB working group on accelerators, which included all four OpenACC backers. So it’s a given that GPUs will be well-supported in the OpenMP going forward. But since the working group also included x86 vendors Intel and AMD, DSP provider Texas Instruments, as well as hybrid computer-maker Convey, there is likely to be something in the new standard for everyone. The goal is to allow developers to write target-independent applications that can take advantage of the latest GPUs from NVIDIA and AMD, Intel’s Xeon Phi, FPGAs, and even the TI DSP chips. The directives are also designed to allow for future types of accelerators.

The trick is to design the compiler directives abstractly enough to hide the hardware dependencies for a diverse group of architectures, but not so ethereal so that it becomes impossible for compilers to generate efficient, performant code from them. Assuming the compiler implementations from Intel, PGI, CAPS, and others live up to that ideal, the developer community will likely gravitate toward the new OpenMP standard.

For the time being though, it’s business as usual for the OpenACC backers. A draft of version 2.0 was made public for comment at the recent Supercomputing Conference (SC12). In concert, both PGI and CAPS announced OpenACC compiler support for the latest accelerators — Intel’s Xeon Phi coprocessor, NVIDIA’s K20/K20X GPUs, AMD APUs and GPUs, and the ARM-based CARMA platform. For the near-term, at least, both OpenACC and OpenMP accelerator support looks like it will move forward in tandem.

How long that lasts is not clear. But given the propensity of both developers and software toolmakers to support monolithic standards, at some point the two frameworks should merge. “It’s now in our camp of OpenMP to bring it back together as one happy family,” says Mattson.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire