Burst Buffers Flash Exascale Potential

By Nicole Hemsoth

May 1, 2014

For any large-scale datacenter, be it a scientific supercomputer or hyperscale web farm, the constant battles of “defensive I/O” and “offensive I/O” take their toll on overall efficiency and productivity. From checkpointing to pushing performance on long-running applications, one set of technologies is pushing its way onto the frontlines. The “burst buffer” concept, as Los Alamos National Laboratory’s Gary Grider called it five years ago, is taking aim at both dueling I/O concerns and proving itself worthy at massive scale.

Although not a new concept, the noise around burst buffers has been growing, especially at this past November’s supercomputing show where numerous vendors, from DDN, EMC, NetApp and others demonstrated their wares in the form of flashy arrays with on-board compute to handle both checkpoint and recovery in addition to boosting application performance and efficiency. The promise is multi-facted; in addition to serving as a pure storage option, these flash+compute-equipped dedicated nodes can also make storage smarter and more active—eventually to the point where this layer is built into the overall workflow in both capacity and compute terms.

“This is all based on pure economics,” Grider said. “And we predicted that all of this was coming several years ago when we did our first spreadsheet analysis that showed what was happening with bandwidth and capacity in disk drives versus flash.” The report, which can be found here, basically showed how even then, in 2009, right about now it was going to be far more economical to do checkpointing in flash then move it into disk later.

It’s worth noting that Grider was spot-on during his original economic analysis back in 2009 with where this might go. The original chart below shows the projected trajectory:

Grider1

Despite some fluctuations in flash prices, the general trend is downward, which pushes this possibility, although it’s not just about large-scale datacenters having a cheaper route to reliable checkpointing. As the team continued to investigate burst buffers to tackle reliability, it became clear how many other uses were possible with flash and compute on a dedicated set of nodes. From debugging, data analysis, throwing in dynamic load modules and more, Grider and fellow researchers began to the see the light—the full spectrum of it. Since that time, much of his career has been devoted to moving the burst buffer message forward—but not without a few caveats.

As more research is pushed toward the idea, Grider and others hope it will be even more practical to look at burst buffers for supercomputers as more than pure storage and checkpointing devices. Eventually, as his pending work on the storage-focused Exascale I/O Fast Forward program reveals, it will be possible to ship function with the data that is shuttled over to the burst buffers, meaning that all of that structure that gives deeper meaning and possibility to otherwise idle data will no longer be squelched out by the file system’s serial bit tendencies. Instead, a complex (and still immature) software paradigm will let users take advantage of the smart, active nodes of the burst buffer to handle executables while at rest between data dumps.

Grider’s graphic showing how this plays out economically (and to some degree, practically) s in one of the newest systems, Trinity, adds some real-world context to what’s needed (not to mention possible).

Grider2

While this makes sense at Trinity and future pre-exascale and exascale system levels, these same economics don’t exactly translate into the wider world. “This isn’t for everyone,” Grider said bluntly. “This is the biggest misconception, which often leads to the most questions.” He notes that while the vendor community and now, general technology masses, are being told that burst buffers can solve the world’s problems. Quite simply, unless it’s at very large scale, investing in burst buffers for general checkpointing isn’t often economically sound since far more nodes means way more failure (and many more checkpoint halts). Besides, many smaller IT shops aren’t dealing with multiple terabyte (or petabyte soon enough) dumps to make this reasonable. However, if they’re taking advantage of the active component of a smart storage approach (i.e. leveraging the compute on the nodes) it could be useful. He urged caution about this, but did note that it’s not rocket science to figure out if you’re going to benefit from it, especially for checkpointing.

Another host of questions Grider says he often encounters revolves around where burst buffers should live. His answer speaks more to what the next generation of supercomputing nodes will likely look like when the software troubles are smoothed, which will probably be flash-heavy servers that perform the same active, smart storage tasks. Currently, however, they reside in a separate set of nodes inside the supercomputer since centralizing minimizes complexity. Having more integrated flow between the flash, compute, disk, and applications is probably going to take around 5 years or more, says Grider. But again, his current research work (as well as the work of others on the programming side) is addressing some of this. In comparison to the other software challenges needed for exascale, however, he notes, solving the little burst buffer problem is nothing.

Government-funded labs are getting the I/O economics message, if nothing else. As Grider told us, this is really the first time that an RFP round has focused on anything other than compute and capacity. Storage and data movement are active parts of the discussion, which is no surprise since so much productivity is lost due to failures—and on point here, the checkpointing and dumping required to make those less painful.

“The dumps we’re doing on systems now are in the hundreds of terabytes range.  In about two years, lots of machines are going to be doing this in the 2-5 petabyte range. If you dump that even at today’s sizes, you’re talking about over an hour to dump all the memory—and this is every four hours or so. That means every four hours you’ve lost an hour or more—and ultimately, that’s 25% of the machine that’s not being used for science. That’s the real economics argument just for checkpoint,” he said.

As reported this week, the new NERSC-8 “Cori” system had an option for a burst buffer built in to explore these possibilities and the other half of the joint RFP (the Trinity system) has the same goal of pushing to 90% efficiency. Since this can’t be done by adding cores and reducing power, minimizing the impact of checkpointing while eventually taking advantage of that time between bursts by doing meaningful work on that otherwise idle data promises a significant boost.

Just as Nick Wright and Katie Antypas told us this week during the NERSC-8 system announcement (okay, “Cori”), which was the other side of this RFP (Trinity announcement expected later this year), this will very likely be a component of exascale systems going forward. There is quite a bit of software work to be done, which will decide where these live and how they interface with the file system. Meanwhile, as the next generation of Lustre is being stapled together with this in mind by Grider and many others, we await news about which vendors are pushing burst buffers forward–and what the ultimate efficiency story will be.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire