Integrating Coprocessors Into Univa Grid Engine

By Tiffany Trader

December 10, 2014

Univa, which became the sole purveyor of commercially supported Grid Engine a little over a year ago when the middleware vendor acquired the source code, copyrights, and trademarks associated with the software from Oracle, recently held a webinar to address how coprocessors like NVIDIA GPUs and Intel Xeon Phis are being integrated and used in a Univa Grid Engine compute cluster. In light of the September release of Grid Engine 8.2 and the still-growing popularity of accelerators and coprocessors for a range of workloads, it is timely for a look at how to best make use of these parts inside the Grid Engine environment.

The session was presented by Senior Software Engineer Daniel Gruber, who has contributed to the technology at Sun and Oracle and is now part of the Univa grid engine development team. Some of the specialities of this DRMAA2 working group member include core/memory binding, RSMAP, Intel Xeon Phi support, cgroups, Cray XC30 support, and HP CMU Integration.

“Coprocessors are an integral part of compute cluster and therefore deserve special attention when it comes to managing those additional resources,” explains Gruber. “The most widely used coprocessors are GPUs like the NVIDIA Kepler or the Intel Xeon Phi card. Both have completely different architectures with all their advantages and disadvantages. They also have basic things in common.”

“The current generation is attached on the PCI Express card. They can be used in exclusive and non-exclusive mode. They consume power and produce heat, hence your cluster scheduler needs to manage optimal usage, resource access and it must be able to deal with power and temperature constraints.”

The coprocessor approach to accelerating compute-intensive applications is still gaining traction for workloads that rely on floating point arithmetic, graphics, signal processing, string processing, as well as encryption. Because of their ability to accelerate specific workload types, coprocessors appear in many of the fastest HPC clusters in the current TOP500 list. They can also be very energy-efficient,” says Gruber. “If you look at the Green500 list from June 2014 the first 17 are using GPUs or Intel Xeon Phi, and this hasn’t changed much in the latest Green500 list,” he adds.

With a slide deck that includes code samples, Gruber proceeds to explain how to configure coprocessors and resources in a Univa Grid Engine environment. The agenda covers how resources of different types are configured, how to submit and monitor jobs, working with usage metrics, and optimizing the configuration for NUMA Machines and mixed workloads.

Starting with the configuration of coprocessors and resources in the Univa production cluster, Gruber says the first step is to make Grid Engine aware of new resources by declaring the resource in the resource configuration, which is also known as complex configuration. In order to perform this complex configuration interactively, the user can run qconf -mc (requires being a Grid Engine admin user or a root user on a Grid Engine admin host to do so). This opens the vi editor with the current resource configuration.

In the screenshot you can see the first couple lines and the different types:

Univa coprocessors configuration of resources

 

Gruber explains why the RSMAP (resource maps) type helps with coprocessors. “It avoids collisions when you have multiple GPUs on one host. It provides a mapping of jobs to resource instances like coprocessor numbers. With an INT resource you can only configure a simple limit, but with the RSMAP you can configure a limit and an identifier for each single instance. Hence, it is now possible for the scheduler to attach those identifiers to jobs and mark them as used instead of handling just the numerical limit. This mapping is visible in qstat -j for the user as well as in the environment variable with the prefix $SGE_HGR_GPU=id.”

Also, per host resource configuration makes it possible to decouple the GPU request from the actual slot request of the job.

Gruber explains that resource requests are multiplied for parallel jobs depending on the “consumable” setting in resource configuration.

After making Grid Engine aware of the new coprocessor resource the user needs to tell Grid Engine how many resources of the new type are attached to its host, says Gruber. This is done in the executional configuration.

“Now that we have made Univa Grid Engine aware of our coprocessors, the next step is using them,” he adds.

In order to submit jobs, the user has to request the resource with the -l switch following a resource name and amount of resources or resource value. Resource requests with the -l switch can also be prefixed with the -soft keyword. This means the scheduler tries to fulfill the resource request but if this is not possible in the current cluster situation, the job can still go through without the specified resource. This only makes sense for string resources, for example, when you test your host with certain model versions of your coprocessor, your code works better. For consumables and RSMAP cannot be used as soft, needs to be requested as a hard resource. You can change the request type with the -hard parameter.

Parallel jobs need to request a parallel environment, and array jobs can also be used with coprocessors. Array jobs are simply multiple instances of the same job which differs with regard to the task, says Gruber. Often jobs are using the task id to access a different data set for each task.

Now that the jobs have been directed to the right coprocessor on the host, the next step involves monitoring the job and resource usage. When having one or more coprocessors on the host, there is interest in getting and processing information on the state of coprocessors, explains Gruber. Production can be enhanced to measure and report arbitrary load values back from compute hosts. This enhancement is done by installing load sensors. Load sensors are external scripts or binaries which are started and stopped automatically be execution host daemon. They follow a very simple protocol sent through the standard in and standard out channel of the application. The load sensor can be written in any scripting or programming language enabling arbitrary code to be executed in order to get load value which are reported back to the executing event. There is a requirement that the measured resources are already known by Univa Grid Engine, which means they must be already configured in the resource or complex configuration before.

In order to add resources to the system, Univa provides scripts for simplifying this task. The user has to have the right permissions when you call the script and the user also needs to be an admin user to perform the necessary commands. Also note the need for the dialog switch and the dialog utility installed on the host first. The process is slightly different for Phi versus GPUs as seen in the slides below:

Univa coprocessors installing load sensors Phi

Univa coprocessors installing load sensors GPU

The final part of the session covers some platform specific settings for the Intel Xeon Phi and how to optimize for NUMA machines and mixed workloads. “With the RSMAP resource type, you not only have the possibility to align jobs to resource instances, you can also attach cores and sockets to that resource,” Gruber points out. The alignment of resource instances to the compute node topology is done with topology masks, a string which describes which cores are usable by a job which got a resources instance granted.

The Senior Software Engineer also explains how it is possible to optimize for mixed workloads, putting coprocessor and non-coprocessor jobs on the same machine by isolating the workload with cgroups. “Mixing workloads becomes important with the continuously growing amount of cores per host,” observes Gruber. “Even when you can configure a host’s exclusive access in Grid Engine for your coprocessor jobs, they most likely don’t scale on the CPU side to fully load all CPU cores. Hence for a better utilization of your computing resources, it is best to allow a mixture of jobs on your compute machines.”

The full video presentation with all slides and code snippets can be downloaded here.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

Nvidia Appoints Andy Grant as EMEA Director of Supercomputing, Higher Education, and AI

March 22, 2024

Nvidia recently appointed Andy Grant as Director, Supercomputing, Higher Education, and AI for Europe, the Middle East, and Africa (EMEA). With over 25 years of high-performance computing (HPC) experience, Grant brings a Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Houston We Have a Solution: Addressing the HPC and Tech Talent Gap

March 15, 2024

Generations of Houstonian teachers, counselors, and parents have either worked in the aerospace industry or know people who do - the prospect of entering the fi Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire