How the New Intel® Xeon® Processors Benefit HPC Applications

March 31, 2016

Increase your HPC application performance by up to 47%* through the microarchitecture improvements, increased core counts, and faster memory speeds of the just announced Intel® Xeon® processor E5-2600 v4 product family based on the “Broadwell” microarchitecture. These new Intel® Xeon® processors have significantly improved per-core performance[1] that can then be multiplied by parallel programs that utilize the number of cores available inside these processors (e.g. up to 22 in the Intel® Xeon® processor E5-2600 v4 product family). Improvements to the memory and virtual memory capabilities – including the ability to utilize faster DDR4-2400 memory – means that these processors can speed all aspects of your application from IO DMA operations, to processing serial sections of code, as well as delivering increased performance on both task- and data-parallel applications.

“HPC has become a ubiquitous and fundamental tool for developing insight, whether it’s in traditional sciences, large enterprises, small and mid-size businesses, or for emerging usages” – Hugo Saleh, Director of Marketing, Intel High Performance Computing Platform Group

Figure 1: Performance on a variety of HPC applications*
Figure 1: Performance on a variety of HPC applications*

Readers may wish to view the latest launch information direct from Intel in the HPCwire video where Hugo Saleh, the Director of Marketing for the Intel High Performance Computing Platform Group, walks through a presentation about the Intel Xeon processor E5 v4 microarchitecture, core count, frequency and memory improvements. Saleh briefly tells HPCwire how these improvements – along with Intel® Scalable Systems Framework (Intel® SSF) – impacts HPC applications and provides optimized solutions for different workloads.

Advances in the microarchitecture can significantly increase the per core vector performance of HPC applications including structural analysis and computational fluid dynamics (CFD) codes to name but two. This is important as even applications that cannot be recompiled as well as those that do not scale well or that have hit a scaling bottleneck will benefit from the microarchitecture improvements. For example, a vector floating-point multiply now only takes 3 clock cycles as opposed to the 5 clock cycles required by the previous generation microarchitecture. Saleh notes, “For HPC that is going to be a pretty big improvement”. Similarly, the performance of radix-1024 and scalar divides have been improved plus the ADC (Add with carry), SBB (Subtract with Borrow), and PCLMULQDQ (Carry-Less Multiplication Quadword instructions now complete in one clock cycle**.

Intel Figure 2 Single thread IPC performance
Figure 2: Single thread IPC performance*

Deep learning (both during the training and prediction phases) plus a vast array of linear and matrix-multiply based applications will particularly benefit from the FMA (Fused Multiply-Add) instruction introduced in the previous generation microarchitecture coupled with the improved vector multiply performance of the new Intel Xeon CPU microarchitecture.

Other Intel Xeon processor microarchitecture advances include memory improvements such as DDR4-2400 memory support, and improvements to the virtual memory translation lookaside buffer (TLB) that improve address prediction for branches and returns, reduce instruction latencies, provide a larger out-of-order scheduler, increase the size of the STLB (from 1k to 1.5k entries), plus more. These improvements help the memory subsystem keep pace with the improved processing capabilities of these next generation Intel® processors.

The per-core microarchitecture improvements can help make HPC applications run significantly faster – including those applications that cannot be recompiled and those that do not scale well to large numbers of cores!

HPC users will be thrilled that the hardware assist for vector gather results in approximately 60% fewer ops. In addition, the Intel® AVX instructions have been optimized so that a core running these instructions does not automatically decrease the max turbo frequency of other cores in the socket running non-AVX codes. This can translate to increased mixed workload performance.

Intel Figure 3 Advantage of the Broadwell microarchitecture for mixed workloads
Figure 3: Advantage of the Broadwell microarchitecture for mixed workloads**

The new ADCX/ADOX instructions supported by the new Intel Xeon processor microarchitecture increase the performance of public key cryptography (e.g., RSA) for secure data transport as well as large multi-precision integer arithmetic libraries.  The microarchitecture also supports the RDSEED instruction, which generates 16-, 32- or 64-bit random numbers from a thermal noise entropy stream according to NIST SP 800-90B and 800-90. This instruction can provide a strong source to seed another pseudorandom number generator for security, Monte Carlo, and a wide variety of other applications.

It is well worth benchmarking the new Intel Xeon processor E5-2600 v4 product family to see the performance they can deliver on your applications. Even those customers running previous generation Intel Xeon processor E5-2600 v3 product family can potentially see a 47% performance increase*. Upgrades can be simple as these new processors are socket compatible with the Grantley platform. It’s an easy way to significantly bump the performance of your HPC computational nodes!

The new Intel Xeon processor E5-2600 v4 product family is Intel’s first processor within Intel® Scalable System Framework, a holistic approach that incorporates Intel’s existing and next-generation of compute, memory/storage, fabric, and software products, including Intel Xeon processors, Intel® Xeon Phi™ processors, Intel® Enterprise Edition for Lustre* software, and Intel® Omni-Path Architecture. When used in combination with the Intel Xeon processor E5-2600 v4 product family, Intel Omni-Path Fabric delivers up to 24% higher message rate***, delivering balanced HPC system performance.

Learn more about the new Intel® Xeon® processor E5 family.

* Binomial Options Pricing tests performed by Intel on Intel® Xeon® processor E5-2699 v4 (22-core 2.2GHz) dual-socket servers with 2400 MHz DDR4 memory (Intel® Turbo Boost Technology enabled and Intel® Hyper-Threading Technology enabled, Red Hat Enterprise Linux* server v6.4) and Intel® Xeon® processor E5-2699 v3 (18-core 2.3GHz) dual-socket servers with 2133MHz DDR memory (Intel® Turbo Boost Technology enabled and Intel® Hyper-Threading Technology enabled, Red Hat Enterprise Linux* server v6.4). Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance.

** Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmarkand MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.For more complete information visit http://www.intel.com/performance. Results shown are based on detailed models of the core created by Intel. The models simulations utilize over a thousand instruction sequences which are believed to approximate the expected behavior of a wide range of customer applications. They are estimates and for informational purposes only.

*** Tests performed by Intel on Intel® Xeon® processor E5-2699 v4 (22-core 2.2GHz) dual-socket servers with 2133 MHz DDR4 memory (Intel® Turbo Boost Technology enabled and Intel® Hyper-Threading Technology disabled, Red Hat Enterprise Linux* server v7.2, Intel® Fabric Suite 10.0.0.0.697, 44 cores per node) and Intel® Xeon® processor E5-2699 v3 (18-core 2.3GHz) dual-socket servers with 2133 MHz DDR4 memory (Intel® Turbo Boost Technology enabled and Intel® Hyper-Threading Technology enabled, Red Hat Enterprise Linux* server v7.1, Intel® Fabric Suite 10.0.0.0.697, 36 cores per node).  8 byte message rate with OSU OMB 4.4.1. osu_mbw_mr and modified for bi-directional measurement. Open MPI 1.10.0-hfi as packaged in Intel Fabric Suite 10.0.0.0.697.  IOU Non-Posted Prefetch disabled in BIOS. snp_holdoff_cnt=9 in BIOS. Intel® OPA B0 HFI, 100 series, 1 Port PCIe x16. Intel® OPA 100 Series B0 Edge switch. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit http://www.intel.com/performance.

[1] See Figure 2

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industry updates delivered to you every week!

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion XL — were added to the benchmark suite as MLPerf continues Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing power it brings to artificial intelligence.  Nvidia's DGX Read more…

Call for Participation in Workshop on Potential NSF CISE Quantum Initiative

March 26, 2024

Editor’s Note: Next month there will be a workshop to discuss what a quantum initiative led by NSF’s Computer, Information Science and Engineering (CISE) directorate could entail. The details are posted below in a Ca Read more…

Waseda U. Researchers Reports New Quantum Algorithm for Speeding Optimization

March 25, 2024

Optimization problems cover a wide range of applications and are often cited as good candidates for quantum computing. However, the execution time for constrained combinatorial optimization applications on quantum device Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at the network layer threatens to make bigger and brawnier pro Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HBM3E memory as well as the the ability to train 1 trillion pa Read more…

MLPerf Inference 4.0 Results Showcase GenAI; Nvidia Still Dominates

March 28, 2024

There were no startling surprises in the latest MLPerf Inference benchmark (4.0) results released yesterday. Two new workloads — Llama 2 and Stable Diffusion Read more…

Q&A with Nvidia’s Chief of DGX Systems on the DGX-GB200 Rack-scale System

March 27, 2024

Pictures of Nvidia's new flagship mega-server, the DGX GB200, on the GTC show floor got favorable reactions on social media for the sheer amount of computing po Read more…

NVLink: Faster Interconnects and Switches to Help Relieve Data Bottlenecks

March 25, 2024

Nvidia’s new Blackwell architecture may have stolen the show this week at the GPU Technology Conference in San Jose, California. But an emerging bottleneck at Read more…

Who is David Blackwell?

March 22, 2024

During GTC24, co-founder and president of NVIDIA Jensen Huang unveiled the Blackwell GPU. This GPU itself is heavily optimized for AI work, boasting 192GB of HB Read more…

Nvidia Looks to Accelerate GenAI Adoption with NIM

March 19, 2024

Today at the GPU Technology Conference, Nvidia launched a new offering aimed at helping customers quickly deploy their generative AI applications in a secure, s Read more…

The Generative AI Future Is Now, Nvidia’s Huang Says

March 19, 2024

We are in the early days of a transformative shift in how business gets done thanks to the advent of generative AI, according to Nvidia CEO and cofounder Jensen Read more…

Nvidia’s New Blackwell GPU Can Train AI Models with Trillions of Parameters

March 18, 2024

Nvidia's latest and fastest GPU, codenamed Blackwell, is here and will underpin the company's AI plans this year. The chip offers performance improvements from Read more…

Nvidia Showcases Quantum Cloud, Expanding Quantum Portfolio at GTC24

March 18, 2024

Nvidia’s barrage of quantum news at GTC24 this week includes new products, signature collaborations, and a new Nvidia Quantum Cloud for quantum developers. Wh Read more…

Alibaba Shuts Down its Quantum Computing Effort

November 30, 2023

In case you missed it, China’s e-commerce giant Alibaba has shut down its quantum computing research effort. It’s not entirely clear what drove the change. Read more…

Nvidia H100: Are 550,000 GPUs Enough for This Year?

August 17, 2023

The GPU Squeeze continues to place a premium on Nvidia H100 GPUs. In a recent Financial Times article, Nvidia reports that it expects to ship 550,000 of its lat Read more…

Shutterstock 1285747942

AMD’s Horsepower-packed MI300X GPU Beats Nvidia’s Upcoming H200

December 7, 2023

AMD and Nvidia are locked in an AI performance battle – much like the gaming GPU performance clash the companies have waged for decades. AMD has claimed it Read more…

DoD Takes a Long View of Quantum Computing

December 19, 2023

Given the large sums tied to expensive weapon systems – think $100-million-plus per F-35 fighter – it’s easy to forget the U.S. Department of Defense is a Read more…

Synopsys Eats Ansys: Does HPC Get Indigestion?

February 8, 2024

Recently, it was announced that Synopsys is buying HPC tool developer Ansys. Started in Pittsburgh, Pa., in 1970 as Swanson Analysis Systems, Inc. (SASI) by John Swanson (and eventually renamed), Ansys serves the CAE (Computer Aided Engineering)/multiphysics engineering simulation market. Read more…

Choosing the Right GPU for LLM Inference and Training

December 11, 2023

Accelerating the training and inference processes of deep learning models is crucial for unleashing their true potential and NVIDIA GPUs have emerged as a game- Read more…

Intel’s Server and PC Chip Development Will Blur After 2025

January 15, 2024

Intel's dealing with much more than chip rivals breathing down its neck; it is simultaneously integrating a bevy of new technologies such as chiplets, artificia Read more…

Baidu Exits Quantum, Closely Following Alibaba’s Earlier Move

January 5, 2024

Reuters reported this week that Baidu, China’s giant e-commerce and services provider, is exiting the quantum computing development arena. Reuters reported � Read more…

Leading Solution Providers

Contributors

Comparing NVIDIA A100 and NVIDIA L40S: Which GPU is Ideal for AI and Graphics-Intensive Workloads?

October 30, 2023

With long lead times for the NVIDIA H100 and A100 GPUs, many organizations are looking at the new NVIDIA L40S GPU, which it’s a new GPU optimized for AI and g Read more…

Shutterstock 1179408610

Google Addresses the Mysteries of Its Hypercomputer 

December 28, 2023

When Google launched its Hypercomputer earlier this month (December 2023), the first reaction was, "Say what?" It turns out that the Hypercomputer is Google's t Read more…

AMD MI3000A

How AMD May Get Across the CUDA Moat

October 5, 2023

When discussing GenAI, the term "GPU" almost always enters the conversation and the topic often moves toward performance and access. Interestingly, the word "GPU" is assumed to mean "Nvidia" products. (As an aside, the popular Nvidia hardware used in GenAI are not technically... Read more…

Shutterstock 1606064203

Meta’s Zuckerberg Puts Its AI Future in the Hands of 600,000 GPUs

January 25, 2024

In under two minutes, Meta's CEO, Mark Zuckerberg, laid out the company's AI plans, which included a plan to build an artificial intelligence system with the eq Read more…

Google Introduces ‘Hypercomputer’ to Its AI Infrastructure

December 11, 2023

Google ran out of monikers to describe its new AI system released on December 7. Supercomputer perhaps wasn't an apt description, so it settled on Hypercomputer Read more…

China Is All In on a RISC-V Future

January 8, 2024

The state of RISC-V in China was discussed in a recent report released by the Jamestown Foundation, a Washington, D.C.-based think tank. The report, entitled "E Read more…

Intel Won’t Have a Xeon Max Chip with New Emerald Rapids CPU

December 14, 2023

As expected, Intel officially announced its 5th generation Xeon server chips codenamed Emerald Rapids at an event in New York City, where the focus was really o Read more…

IBM Quantum Summit: Two New QPUs, Upgraded Qiskit, 10-year Roadmap and More

December 4, 2023

IBM kicks off its annual Quantum Summit today and will announce a broad range of advances including its much-anticipated 1121-qubit Condor QPU, a smaller 133-qu Read more…

  • arrow
  • Click Here for More Headlines
  • arrow
HPCwire