HPCwire

Leading HPC
Solution Providers




















HPCwire >> Blogs

Blog: From the Editor

From the Editor | Main Blog Index

UltraSPARC T2 Finds a Home in HPC


In all the excitement about the Roadrunner petaflop announcement this week, a bunch of other HPC news got pushed aside. One item that caught my eye was the announcement by the Canadian High Performance Computing Virtual Laboratory (HPCVL) that it had purchased a cluster made up of 78 Sun SPARC Enterprise T5140 servers, which is not a product you hear much about in the HPC space. In fact, it may be the only production system of its kind at an HPC facility.

The T5140 is a dual-socket server that uses the 8-core UltraSPARC T2 processor ("Niagara 2"). The T2 is the follow-on to the T1, which had only one floating point unit shared across its eight cores. When the T2 came along in 2007, Sun had remedied this by adding an FPU to each core, thereby making it suitable for technical computing.

The big deal about the T2 is that it offers lots of throughput in a very energy-efficient package. That's why the T2 servers are aimed mostly at enterprise users with scaled-out Web or data warehouse applications who want to consolidate resources. Since each processor core can handle 8 threads, the 78-node cluster the Canadians bought can juggle almost 10,000 simultaneously. Not bad for less than a 100 nodes.

The knock on the T2, at least for HPC, is a lack of raw performance. Each processor yields no more than 10 gigaflops or so on Linpack, mainly due to relatively slow clock speeds offered with the processor -- in the 0.9 to 1.4 GHz range. If an application can mostly run out of cache, Xeon or Opteron-based machines are going to outperform the UltraSPARC pretty handily.

Where T2 really shines is on highly multi-threaded codes that are limited by memory bandwidth, which is fairly common in real HPC codes. A good example is a PDE (partial differential equations) solver. In these cases, the T2 can make excellent use of the four on-chip memory controllers to speed access to RAM. Aggregate memory bandwidth per chip is advertised at 60+ GB/sec.

Last year, HPC researchers at Aachen University's Center for Computing and Communication (CCC) evaluated a pre-production system of a single-socket T2-based server against Woodcrest, Opteron, and UltraSPARC IV systems, using a number of benchmarks and application codes.

According to them, "The UltraSPARC T2 processor offers an amazing memory bandwidth, if multiple threads can be employed. And when parallelizing with OpenMP, the placement of threads and data is not critical, and also Solaris does a superb job in this respect already, whereas Linux on the Xeon and Opteron based system requires user attention." The complete evaluation by the Aachen group is available here.

If this kind of capability were encapsulated in an x86 processor, these would indeed be popular little chips today. The closest we'll get to an x86 version of the T2 will probably be a low-power, 8-core, Intel Nehalem processor sometime in 2009.

But by that time, Sun is expected to be offering its next-generation SPARC processor, called "Rock." Rock is a 16-core processor that will represent an entirely new architecture. The company says both thread performance and floating point performance will be better than the T2, and the processor will support new technologies like transactional memory and "scout threads." Sun originally wanted to deliver the processors this year, but is now targeting introduction for the second half of 2009.

Posted by Michael Feldman - June 11 @ 5:24PM

(Digg, Technorati, more)

Discussion

There are 0 discussion items posted.  

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman



Recent Comments

Feature Articles

TeraGrid '09: Student Participation Soars

There was a new energy at this year's TeraGrid '09 conference thanks to an outstanding turnout for the student program. Thanks to support from the National Science Foundation, more than 100 high school, undergraduate and graduate students were able to participate in the conference.
Read More...

TeraGrid '09: OSG and TeraGrid Collaboration

Paul Avery, a recognized leader in advanced grid and networking for science, delivered the first keynote address at the recent TeraGrid '09 conference in Arlington, Virginia. A professor of physics at the University of Florida, Avery is co-principal investigator and founding member of the Open Science Grid (OSG). Avery talked about the history of OSG, some of the projects that leverage its resources, and OSG's relationship with TeraGrid.
Read More...

TeraGrid '09: Thriving in an Exponentially Changing World

Before he even took the podium, Ed Seidel was one of the buzz makers at the TeraGrid '09 conference. The day before his keynote, it was announced that he was stepping in as acting assistant director of the National Science Foundation's math and physical sciences directorate. For his talk at the conference, however, Seidel focused on the issues and efforts within his home at NSF, the Office of Cyberinfrastructure.
Read More...

Top Headlines

3D Seismic Data: Taking a Smarter Approach to Interpretation

Jul 09 | Engineer Live | The demand for computational tools to underpin the 3D seismic interpretation process has never been more apparent. Read more...

Engineering Unemployment Soared in 2Q to 8.6%

Jul 08 | EE Times | Unemployment for U.S. engineers has reached record levels, according to government figures. Read more...

Gartner Adjusts 2009 IT Spend Downward Again

Jul 08 | Network World | Global spending for 2009 projected to drop 6 percent, for a total of $3.2 trillion. Read more...

Concurrent and Parallel Are Not The Same

Jul 08 | Linux Magazine | Portability or efficiency? Neither is guaranteed when writing explicit parallel code. Read more...

800 TFLOP Real-Time Ray Tracing GPU Unveiled, Not for Gamers

Jul 07 | Ars Technica | Japanese company builds custom ASIC to accelerate real-time ray traced rendering for the auto industry. Read more...

Featured Whitepapers

Building High Performance Computing in a Green and Modular Solution Building Block

Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.

Multimedia

Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program


Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell

Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.

Video White Paper: Architecting a Better Network Storage Solution

BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.

Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools


Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.

Blogs by Topics

Blogs by Author

HPC Blogroll



Featured Events

WORLDCOMP 2009
Data Mining Courses