HPCwire: UltraSPARC T2 Finds a Home in HPC

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers

HPCwire >> Blogs

Blog: From the Editor

From the Editor | Main Blog Index

June 11, 2008

UltraSPARC T2 Finds a Home in HPC

In all the excitement about the Roadrunner petaflop announcement this week, a bunch of other HPC news got pushed aside. One item that caught my eye was the announcement by the Canadian High Performance Computing Virtual Laboratory (HPCVL) that it had purchased a cluster made up of 78 Sun SPARC Enterprise T5140 servers, which is not a product you hear much about in the HPC space. In fact, it may be the only production system of its kind at an HPC facility.

The T5140 is a dual-socket server that uses the 8-core UltraSPARC T2 processor ("Niagara 2"). The T2 is the follow-on to the T1, which had only one floating point unit shared across its eight cores. When the T2 came along in 2007, Sun had remedied this by adding an FPU to each core, thereby making it suitable for technical computing.

The big deal about the T2 is that it offers lots of throughput in a very energy-efficient package. That's why the T2 servers are aimed mostly at enterprise users with scaled-out Web or data warehouse applications who want to consolidate resources. Since each processor core can handle 8 threads, the 78-node cluster the Canadians bought can juggle almost 10,000 simultaneously. Not bad for less than a 100 nodes.

The knock on the T2, at least for HPC, is a lack of raw performance. Each processor yields no more than 10 gigaflops or so on Linpack, mainly due to relatively slow clock speeds offered with the processor -- in the 0.9 to 1.4 GHz range. If an application can mostly run out of cache, Xeon or Opteron-based machines are going to outperform the UltraSPARC pretty handily.

Where T2 really shines is on highly multi-threaded codes that are limited by memory bandwidth, which is fairly common in real HPC codes. A good example is a PDE (partial differential equations) solver. In these cases, the T2 can make excellent use of the four on-chip memory controllers to speed access to RAM. Aggregate memory bandwidth per chip is advertised at 60+ GB/sec.

Last year, HPC researchers at Aachen University's Center for Computing and Communication (CCC) evaluated a pre-production system of a single-socket T2-based server against Woodcrest, Opteron, and UltraSPARC IV systems, using a number of benchmarks and application codes.

According to them, "The UltraSPARC T2 processor offers an amazing memory bandwidth, if multiple threads can be employed. And when parallelizing with OpenMP, the placement of threads and data is not critical, and also Solaris does a superb job in this respect already, whereas Linux on the Xeon and Opteron based system requires user attention." The complete evaluation by the Aachen group is available here.

If this kind of capability were encapsulated in an x86 processor, these would indeed be popular little chips today. The closest we'll get to an x86 version of the T2 will probably be a low-power, 8-core, Intel Nehalem processor sometime in 2009.

But by that time, Sun is expected to be offering its next-generation SPARC processor, called "Rock." Rock is a 16-core processor that will represent an entirely new architecture. The company says both thread performance and floating point performance will be better than the T2, and the processor will support new technologies like transactional memory and "scout threads." Sun originally wanted to deliver the processors this year, but is now targeting introduction for the second half of 2009.

Posted by Michael Feldman - June 11 @ 5:24PM

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCWire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCWire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

Cray Unveils New Cooling Technology For the Petascale Era

Cray, known for its power and packaging prowess since 1976, when Seymour Cray bent the Cray-1 into a "C" shape, is unveiling a petascale-era cooling technology it says is more than 10 times as efficient as same-size water coils. Cray CTO Steve Scott discusses this innovation and the company that was green before green was cool.
Read More...

HPC Simulations Help Researchers Develop Artificial Sniffer Technology

From law enforcement to cancer detection, the uncanny ability of dogs to sniff out the earliest signs of danger and disease is receiving ever-increasing attention by researchers. Despite tremendous advances in law enforcement technology, there is still no man-made tool that can detect the presence of explosives quite like a canine's sophisticated sniffing system.
Read More...

Will High-Speed Copper Interconnects Dim Optical's Prospects?

The prospects for optical cable interconnects never looked so good. With single and double data rate InfiniBand firmly entrenched in HPC clusters and quad data rate deployments just around the corner, optical cable makers are looking to displace bulky copper cabling in the next generation of high performance systems.
Read More...

Read more HPCwire features...

Top Headlines

Heard at Hot Interconnects: Multicore SoCs May Require Optical Interconnect

Aug 27 | EDN | The lead-off session at the Hot Interconnects conference at Stanford examined the growing challenge of chip interconnect technology as today's multicore processors evolve into chips with tens or hundreds of cores. Read more...

Data Centers: Focusing on Sustainability

Aug 27 | Dr. Dobb's Portal | Dallas Thornton, director of Cyberinfrastructure Services for the San Diego Supercomputer Center, offers his thoughts on how energy concerns and other datacenter issues are affecting the industry. Read more...

China Aims for Petaflop Computer in 2010

Aug 27 | InfoWorld | China still lags behind its international rivals in chip development but is stepping up investment in its homegrown Godson microprocessor. Read more...

Really Big Things

Aug 27 | Linux Magazine | How does one manage really big clusters? Perhaps nature can give us a clue. Read more...

Fujitsu Readies Eight-Core Sparc64 Chip

Aug 27 | Computerworld | Fujitsu is developing an eight-core version of its Sparc64 processor, which should give a performance boost to the Sparc Enterprise Servers that Fujitsu jointly develops with Sun Microsystems. Read more...

Read more headlines...

Featured Whitepapers

Foundry High Performance Computing Application Note

Aug 01 | | The intent of this document is to provide an overview of Foundry Networks products that support high end HPCC configurations.

Improving Performance and Manageability for Seismic Processing and Imaging Applications with Parallel Storage

Jun 05 | | As pressure increases on the upstream seismic processing community to deliver ever-higher levels of productivity and efficiency, a new generation of storage solutions will be required that allow the maximum utilisation of high-performance computing (HPC) Linux cluster resources, together with the minimum of management overhead.

View the White Paper Library

Multimedia

Video White Paper: Architecting a Better Network Storage Solution

BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.

Podcast: Interview with Ben Bennett of ClearSpeed Technology

Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...