HPCwire: Thinking Outside the Moore's Law Box

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers

HPCwire >> Blogs

Blog: From the Editor

From the Editor | Main Blog Index

July 16, 2008

Thinking Outside the Moore's Law Box

A lot of industry people in the know are predicting that Moore's Law will come to an end sometime in the next decade. Starting with the current leading-edge 45nm process technology, chipmakers are looking to deliver three more shrinks until silicon-based transistors run up against quantum mechanical effects. Most vendors have plans in place for 32nm and 22nm processors using UV lithography. The next stop is 16nm, but the general consensus is that it will have to be implemented with something other than CMOS-based material -- perhaps SiGe or graphene. At 9 or 10 nanometers, quantum tunneling starts to become a real problem, so even more futuristic approaches, like molecular electronics or spintronics, will be required.

There's no guarantee that the development of these more advanced technologies will obey a Moore's Law timeline, which was based on the progression of two-dimensional semiconductors. So what's a chipmaker to do? Bernard Meyerson, IBM Fellow and chief technologist for the company's systems and technology group, thinks 3-D chip stacking will be the way to go. In a recent article in Semiconductor International, Meyerson argues that in the future 2D scaling will break down for silicon technologies.

“Density will improve through 3-D stacking and the application of optical technology,” he said. “Some version of Moore’s Law will be followed. We didn’t foresee it would require a vertical perspective. There will be a tremendous focus on 3-D system architecture — logic, cache, memory, I/O subsystem — all optimized and integrated in a single stack.”

Meyerson believes the 3-D route will be the path most chipmakers will pursue, rather than relying on the development of higher risk nanoelectronics. And it actually may help processor architects simplify the designs. In 2D, the microarchitecture had to integrate all the logic, cache and I/O on the same level. Adding an extra dimension means the architects will have a lot more flexibility. In a Forbes interview last month, Myerson talked about some of the possibilities:

There are still many tricks that we can play. When you start looking at the ability to put 10 or 20 chips in a stack, you can re-architect the entire system. The stack is your system. But you can re-architect the stack to be much more effective. Companies brag about the size of the cache. What if the cache was unlimited? What if you could put an entire plane of super high-density memory right above a plane of logic? What if you could put multiple cores on a single level and then reconfigure the wiring between that chip and the one above it?

Optical communication between the chips will be key since it delivers lots more data than electronics with much less power. Using conventional electronics to link stacks of chips would mean communication would be subject to resistive capacitive delay and would probably not be practical. Going optical has the additional advantage of seamless communication across an optical backplane.

Of course 3-D chip stacking has not been perfected, nor have chip-level optical interconnects. But these are manufacturing problems, which should eventually yield to engineering. Nanoelectronic-based transistors, on the other hand, are still in the basic research stage and may remain there for the foreseeable future. In any case, computing will likely continue to shrink into smaller spaces, even after Moore's Law itself yields to the laws of physics.

Posted by Michael Feldman - July 16 @ 6:44PM

Discussion

There are 1 discussion items posted.

multicore programming paradigms
Submitted by voqk on 07/18/2008 - 8:25AM

Hardware is leaving software in the dust. While software developers are struggling to scale their applications past 16 cores and blogging about the "multi-core crisis" IBM wants to bring in an entirely new dimension! Software developers need to start looking at the multi-core tools available now and teach themselves new scalable programming paradigms. I read a paper by Peter Van Roy called "The Challenges and Opportunities of Multiple Processors: Why Multi-Core Processors are Easy and Internet is Hard" in which he says "There is a simple, natural, and powerful approach for programming these [multi-core] machines: dataflow programming.” Do a search for dataflow, some well known implementations are google’s MapReduce and Pervasive DataRush.

Post #1

Join the Discussion

You must be a registered user in order to comment on HPCWire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCWire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

'Coopetition' Helps the UK HPC Market Go 'Round

The size and diversity of the HPC market in the United States supports a varied set of system providers and integrators. But in Europe, and the United Kingdom in particular, the market has a different shape.
Read More...

The Week in Review

PRACE to evaluate petaflops prototypes; Acadamic roundtable discusses the computing industry's talent pool; and WRF benchmark data are released. John West recaps those stories and more in our weekly wrap-up.
Read More...

Semantic Supercomputing Reaps Competitive Advantage from Patent Data

Since the first patent was issued for a Venetian statue in 1471, 60 million patents have been awarded around the world, with four million patents actively in force today worldwide. And 800,000 new inventions are registered every year. While the data is public, current search tools are inconvenient and inadequate to the needs of professionals. Semantic supercomputing techniques are helping researchers tackle this difficult challenge.
Read More...

Read more HPCwire features...

Top Headlines

25 Years of Conventional Evaluation of Data Analysis Proves Worthless In Practice

Sep 05 | Uppsala University | Swedish researchers are revealing that "intelligent" computer-based methods for classifying patient samples is worthless when it comes to practical problems. Read more...

Three Dimensional Scans Could Revolutionise Brain Surgery

Sep 03 | Telegraph.co.uk | A new form of three dimensional scans could revolutionise brain surgery within a year, doctors claim. Read more...

Marching Penguins: Monitoring Your HPC Cluster

Sep 03 | Linux Magazine | In HPC, most attention is paid to utilization and performance, rather than service availability and problem notification. This article focuses on the latter Read more...

Big Data: Welcome to the Petacentre

Sep 03 | Nature News | What does it take to store bytes by the tens of thousands of trillions? Read more...

UD Scientist Finds Quicker Computer On-Ramp

Sep 01 | Delaware Online | In the world of supercomputer-powered science, speed is everything, and an open road can lead to the promised land. Read more...

Read more headlines...

Featured Whitepapers

SUSE® Linux Enterprise Server for High Performance Computing

Sep 05 | | The excellent scalability features of Linux, in addition to robust security and performance makes it an excellent choice for server systems, especially in the high performance computing area.

“Going Parallel - An Implementation Guide”

Sep 01 | | The paper outlines the basic steps and tools involved in the process of migrating a desktop application to a parallel environment.

Improving Performance and Manageability for Seismic Processing and Imaging Applications with Parallel Storage

Jun 05 | | As pressure increases on the upstream seismic processing community to deliver ever-higher levels of productivity and efficiency, a new generation of storage solutions will be required that allow the maximum utilisation of high-performance computing (HPC) Linux cluster resources, together with the minimum of management overhead.

View the White Paper Library

Multimedia

Video White Paper: Architecting a Better Network Storage Solution

BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.

Podcast: Interview with Ben Bennett of ClearSpeed Technology

Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...