HPCwire: BSC Maps Its Route to Petascale

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Blogs

Blog: From the Editor

July 30, 2008

BSC Maps Its Route to Petascale

In a brief press release issued on Wednesday, the Barcelona Supercomputing Center (BSC) announced a prototype computer system, which will be the basis of a future 10 petaflop supercomputer. The prototype is called MariCel, which means sea and sky in Catalan, but which I've interpreted to mean that the Spanish are smitten with the Cell processor.

Apparently the system is a hybrid architecture, based on Cell and Power6 processors. Although not mentioned in the press release, the 10 petaflop machine is probably "MareIncognito," the system IBM and BSC announced back in 2007 as an R&D collaboration. According to Wednesday's announcement, MariCel will define the hardware components and the software stack for the10 petaflop machine, which is scheduled to be installed early in the next decade.

"MariCel is part of an initiative to create a common supercomputing structure for Europe. On this prototype, similar to the architecture of the American Roadrunner, we will test the latest software technologies, some of them developed at the BSC. We think that in Spain we will be able to install supercomputers 100 times more powerful than the current MareNostrum in 2011 or 2012," says Francesc Subirada, associate director of BSC.

No other details about the hardware were forthcoming, but if the general plan is to follow the Roadrunner design that would mean the system will be constructed from Power6-based JS22 blades and Cell-based QS22 blades. Of course if the hardware won't be installed for another three or four years, I imagine IBM will have refreshed their blade lineup in the interim. Also, since Power7 should be hitting its stride by 2011, the choice of Power6 seems a bit odd. On the other hand, the Roadrunner petaflop system didn't use the latest quad-core Opterons in that system either. They opted for the older dual-core Opterons, letting the new Cell chips do most of the heavy lifting.

One set of applications already slated for the new Spanish super will be produced under the Kaleidoscope Project, a group that is developing next generation seismic imaging technology. BSC, Repsol, 3DGeo Development, and the Spanish Research Council are collaborating on the project. The software will employ Reverse Time Migration (RTM) to accelerate oil and gas discovery and make it possible to accurately locate reserves eight miles beneath the ocean surface. Since a single drilling test can cost over $150 million ($30 million more than Roadrunner's $120 million price tag), the energy companies are kind of finicky about choosing the right spots.

The catch is that the software needs a lot of FLOPS to be of practical use. According to the Kaleidoscope Web site, one iteration of an average seismic imaging production run takes four months on a 10 teraflop system, but just a day and half on a petascale machine. In anticipation of the future Cell/Power6 multi-petaflop machine, BSC is working on porting and optimizing the software to execute on Cell processors. Today the Kaleidoscope code runs on BSC's MareNostrum supercomputer, a system that tops out at 94 teraflops.

Posted by Michael Feldman - July 30 @ 7:23PM

(Digg, Technorati, more)

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html