HPCwire: The End of Moore's Law in Five Years?

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Blogs

Blog: From the Editor

June 17, 2009

The End of Moore's Law in Five Years?

The era of the ever-shrinking transistors may be coming to a end. According to market research and consulting firm iSuppli, Moore's Law is going to run out of money before it runs out of technology. If true, this would be bad news indeed for the IT-industrial complex, since semiconductor components (CPUs, GPUs, memory devices, etc.) depend on Moore's Law for their roadmaps, and many businesses directly or indirectly count on the ensuing technological advancements to drive revenue growth and worker productivity.

Moore's Law, of course, is the observation that the density of transistors on computer chips doubles approximately every two years. Intel co-founder Gordon Moore originally described the trend in a 1965 paper, at a time when transistor densities were actually doubling ever year. More importantly though, Moore observed that the cost per transistor decreased in concert with the shrinking geometries. And it is really this aspect of the model that is breaking.

In fact, it has been apparent for some time that the Moore's Law curve is running counter to the escalating costs of semiconductor manufacturing, which are rising exponentially as process technology shrinks. This is the result of the increased cost of R&D, testing, and the construction of semiconductor fabrication facilities.

The price tag on a new 45nm fab is over a billion dollars today. AMD's new foundry partner, Globalfoundries, is constructing a 32nm fab in New York with a budget of $4.2 billion, and Intel has already committed $7 billion to upgrade its fabs to produce 32nm chips. You have to sell a lot of chips to recoup those kinds of costs. And those are just capital expenditures.

In the iSuppli announcement, Len Jelinek, the firm's director and chief analyst for semiconductor manufacturing, explained it thusly:

"The usable limit for semiconductor process technology will be reached when chip process geometries shrink to be smaller than 20 nanometers (nm), to 18nm nodes. At those nodes, the industry will start getting to the point where semiconductor manufacturing tools are too expensive to depreciate with volume production, i.e., their costs will be so high, that the value of their lifetime productivity can never justify it."

The operative word is "never." The iSuppli study predicted that in 2014, when the 18nm and 20nm process nodes are introduced, there will be no economic incentive to build volume semiconductor components below those geometries.

If true, this will tend to level the playing field for semiconductor vendors and especially fabless chip companies. For example, Intel would lose its current chip manufacturing advantage if everyone was stuck on the same process node. More importantly, if transistor size becomes a constant, much more of the burden of computer advancement will be shifted onto other elements of the ecosystem, mainly the folks that do design -- chip/device, board, system, and even software.

There would also be increased pressure to abandon legacy architectures in favor of more efficient designs that need proportionally less silicon to do comparable work. Products based on x86 processors and Ethernet networks have been able to advance partly thanks to the ever-shrinking semiconductor components upon which they are based. Without that crutch, more advanced processor designs and interconnects may come to the fore.

To a certain extent, this is already occurring in the high performance computing sector. Moore's Law is already too slow to keep up with the performance demand of HPC users, and the difference is being made up by aggregating more chips together and attaching accelerators like GPUs, Cell processors and FPGAs. That's why interconnect technologies have become so important in HPC, which has largely abandoned Ethernet in favor of InfiniBand, and why x86 chips are playing a supporting role on some supercomputers, like the Roadrunner machine at Los Alamos National Lab and the TSUBAME super at Tokyo Tech. I imagine if Moore's Law comes to a halt or even slows down, non-legacy architectures will become more commonplace in HPC and even generally throughout the ecosystem.

Of course, none of this may come to pass. Moore's Law is periodically declared dead and has thus far defied its doomsayers. Additional transistor density may be achieved in other ways, such as 3D semiconductor structures. And there's no shortage of more exotic approaches like carbon nanotubes, silicon nanowires, molecular crossbars, and spintronics. In any case, whatever happens in 2014, we're bound to be living in interesting times.

Posted by Michael Feldman - June 17 @ 4:16PM

(Digg, Technorati, more)

Discussion

There are 1 discussion items posted.

Rediculous notion!
Submitted by jimmymac on 06/19/2009 - 12:00PM

Lack of money for equipment will not be the reason "more Moore's" does not continue for the next five years! Each time someone predicts a reason scaling ends they have been wrong. Bernie Myerson of IBM has cited the only valid argument against scaling ("atoms do not scale"). We definitely have years to go before that is the fundamental issue. Novel device structures, new materials etc. will allor prefromance scaling to continue even if classical geometric scaling stops in the future. More Moore's will be with us for many years to come.

Post #1

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

The Week in Review

The ACM Turing Award goes to the creator of the modern personal computer; and Voltaire announces a mid-range InfiniBand switch and new technology that accelerates distributed applications. We recap those stories and more in our weekly wrapup.
Read More...

Florida State Gives Virtual SMPs a Spin

The prospects for virtual SMP technology got another boost last month when Florida State University announced it had installed a new HPC system from 3Leaf Systems. The servers are being housed at the university's HPC facility and will be used across a range of scientific disciplines.
Read More...

Read more HPCwire features...

Top Headlines

Tailoring Medicine with Supercomputers

Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...

Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan

Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...

Cisco Containers Target Federal Market

Mar 15 | Data Center Knowledge | Company delivers UCS-container solution to NASA. Read more...

GP-GPUs: OpenCL Is Ready For The Heavy Lifting

Mar 11 | Linux Magazine | CUDA may be the rage, but OpenCL is a standard that has some features you may need. Read more...

Can Free Software Drive the Fourth Paradigm?

Mar 09 | Free Software Magazine | Data-driven computing will need open software. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html