HPCwire: Petascale Supers Poised for Debut in Asia

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Blogs

Blog: From the Editor

January 19, 2010

Petascale Supers Poised for Debut in Asia

A couple of news items this week point to the rise of Asian aspirations for petaflop computing. The developments are taking place in Singapore and China, two regions that are trying to catch up to the US and Europe in supercomputing prowess and establish themselves as hubs for scientific R&D.

On Tuesday, Fujitsu and Singapore's (A*STAR) Institute announced they are developing a range of scientific applications for petascale computing, including biomedical, engineering and computation science codes. A*STAR, which stands for the Agency for Science Technology and Research, runs the Institute of High Performance Computing (IHPC), a national research institute aimed at advancing science and engineering via HPC technologies.

The application work is apparently in anticipation of a petaflop system built with Fujitsu PRIMERGY BX900 blade servers. Introduced in May of 2009, the BX900 blades are based on the latest Intel Xeon 5500 (Nehalem) processors, and not the SPARC64_VIIIfx processor (Venus) that Fujitsu developed for Japan's next-generation multi-petaflops supercomputer.

The press release is a somewhat vague about the eventual power and size of the A*STAR system. The only deployment mentioned is that of a 35 teraflop machine, which is a long way from a petaflop:

[T]he team will harness the compute power of Fujitsu supercomputer system comprising a cluster of Fujitsu PRIMERGY BX900 blade servers with a peak performance of over 35 teraflops and 91.8% efficiency with LINPACK program. This is the first installation of a Fujitsu PRIMERGY BX900-based supercomputer outside of Japan. This system, housed at A*STAR's Computational Resource Centre (A*CRC) at Fusionopolis, will be amongst the top tier of supercomputer sites in the world and the most powerful in Southeast Asia.

The second item comes from an article in Technology Review, which reports that the the Dawning 6000, a petaflop-capable supercomputer, will be based on China's third-generation Loongson CPU. If you'll remember, the 223 teraflop Dawning 5000a deployed in Shanghai was originally supposed to house Loongson chips, but switched to AMD Opterons when it became apparent the Chinese chips weren't ready for prime-time.

The Loongson CPU is based on the MIPS architecture, although this latest generation processor slated for the Dawning 6000 will also include hardware translation for x86 instructions. (The most recent HPC machines based on the MIPS processor architecture were offered by SiCortex, the now-defunct cluster vendor that ran out of funding in 2009.) A quad-core version of the Loongson chip is already in production, but apparently the Dawning super will get a performance charge from four "GStera" coprocessors designed to accelerate floating point operations.

Supercomputer maven Jack Dongarra adds his two cents:

Dongarra cautions that it's pointless to speculate about the performance of the forthcoming Dawning 6000 until benchmarks have been run, not least because the MIPS architecture is nonstandard in high-performance computing. "While I wish them well, I see a lot of challenges to making the whole system work, " says Dongarra. These challenges include having to adapt the software that Dawning runs.

The system could be ready to go as early as the end of 2010.

Posted by Michael Feldman - January 19 @ 2:26PM

(Digg, Technorati, more)

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

The Week in Review

C-DAC announces plans for a petaflop system; IBM researchers are working on vertical integration techniques to extend Moore's Law another 15 years. We recap those stories and more in our weekly wrapup.
Read More...

Moscow State University Supercomputer Has Petaflop Aspirations

The Moscow State University supercomputer, Lomonosov, has been selected for a high-performance makeover, with the goal of tripling its processing power to achieve petaflop-level performance in 2010. T-Platforms, who developed and manufactured the supercomputer, is the odds-on favorite to lead the project.
Read More...

Intel Ups Performance Ante with Westmere Server Chips

Right on schedule, Intel has launched its Xeon 5600 processors, codenamed "Westmere EP." The 5600 represents the 32nm sequel to the Xeon 5500 (Nehalem EP) for dual-socket servers. Intel is touting better performance and energy efficiency, along with new security features, as the big selling points of the new Xeons.
Read More...

Read more HPCwire features...

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html