HPCwire: Another Company Takes Up Reconfigurable Computing

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Blogs

Blog: From the Editor

March 12, 2009

Another Company Takes Up Reconfigurable Computing

The global economic system may be collapsing, but quantitative financial analysis will endure. At least, that's what Kuberre Systems is hoping. Earlier this week, the Massachusetts-based firm launched HANSA (Hardware Accelerator for Numerical and Systems Analysis) , a new FPGA-based HPC platform intended to accelerate compute-hungry financial applications. The overall architecture is somewhat reminiscent of Convey Computer's HC-1, inasmuch as it virtualizes the FPGA resources from the application developer.

If you haven't heard of Kuberre before, that's because this is its first big push into high performance computing. The company's been around since 2001, primarily in the financial services arena, offering an array of investment management products and services. Its foray into HPC began a couple of years ago when it started thinking about a platform that could help quants speed up their risk analysis models. Kuberre settled on an FPGA-based architecture because of its flexibility and because of the company's familiarity with FPGA technology.

Despite the meteoric rise of GPGPU computing -- and to a lesser extent, Cell-based HPC -- over the last couple of years, FPGAs have offered some unique attributes for HPC. "Accelerators of all types are growing in acceptance and have great potential in HPC," notes Addison Snell of Tabor Research. "In particular, FPGAs seem well-suited to scalable applications that rely heavily on text or integer calculations, such as genomics, event processing in real-time data feeds, or ultra-scale business computing.”

Kuberre's HANSA can house from 1-16 FPGA boards, each one containing four FPGAs and 16 GB of memory. The FPGAs are Altera's Stratix II generation, and the company is already looking to upgrade the platform to the newer Stratix IV chips in the near future, which should provide about 50 percent greater computational capacity. A single dual-core x86 CPU on a separate board is used to run the OS -- either Linux or Windows -- and to talk with the outside world. The glue that ties the FPGA boards with the CPU is the APSC -- the Algorithmic Processing and Switching Complex, which manages the considerable data traffic in the system.

A fully loaded HANSA box containing 64 FPGAs and 256 GB of memory fits in a 9U enclosure, and runs about $500,000. No benchmarks are yet published for the machine, but when I spoke with Kumar Metlapalli, Kuberre's the CEO and founder, he said a 16-board system should hit at least 250 gigaflops on Linpack. According to the company's press release, when compared to traditional CPU-based HPC machines, a HANSA setup will do the equivalent work at "1/3 the cost, with 2 percent of the energy requirements, and in 1 percent of the floor space."

Thanks to the shape-shifting nature of FPGAs, the hardware can be configured as a cluster/grid of 768 "RISC" CPUs for a generic C/C++ programs, or as supercomputer with 1,536 double precision cores for FP-intensive numerical processing. The machine can also be split between some combination of the two.

The software stack consists of a set of C/C++ and Java APIs and what they call firmware building blocks. The building blocks present another set of APIs to access routines for ScaLAPACK operations, correlation matrices, interpolations, and Monte Carlo simulations. There's an additional API that allows developers to integrate data streaming operations. For example, for a financial application, real-time market data from a WOMBAT feed could be captured and passed on to other software for further number crunching.

Metlapalli says if a user's code is GNU compliant, they just have to recompile their C/C++ source for HANSA without making any modifications. These programs can then be run in concurrent fashion on multiple instances of the platform's virtual grid of CPUs. On the other hand, if the user wants to take advantage of data-level parallelism afforded by the FPGAs, API library calls (e.g., ScaLAPACK) will have to be inserted in the code.

There's an additional interface provided to partition the FPGA hardware into as many as 16 "contexts" for these different classes of operations. Again using the example of a financial application, a couple of FPGA boards could be devoted to capturing real-time market streams, while four other boards could be using ScaLAPACK for risk analysis, and a third set of boards could be doing Monte Carlo simulations for interest rate forecasts.

Besides financial services applications, Metlapalli says the architecture is well suited for bioinformatics searches and CFD. Beyond that, HANSA should be generally applicable to any app that has to deal with Eigen value problems, pattern recognition, image processing, and data encryption, to name a few. Again, the reconfigurable nature of FPGAs buys you quite a bit of versatility with applications.

Metlapalli says they've already seen some interest with HANSA from financial institutions on the buy-side (e.g., hedge fund firms) as well as sell-side (e.g., investment banks). Apparently, the U.S. DoD has also made some inquiries.

My first take on this is that it's a pretty compelling story, especially if you're willing to tap into the HANSA libraries that would take fuller advantage of the FPGAs. I think there's definitely room for both GPGPU, Cell acceleration, and reconfigurable computing in the HPC ecosystem, but this is a tough economic climate to introduce innovation that doesn't produce immediate bottom line savings in IT budgets. I hope companies like Kuberre can grab a few customer wins and help keep reconfigurable computing in the HPC mix.

Posted by Michael Feldman - March 12 @ 6:32PM

(Digg, Technorati, more)

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Feature Articles

The Week in Review

TACC's Ranger supercomputer celebrates its second year of enabling important research; Microsoft partners with NSF to bring cloud services to researchers; and NSF submits its fiscal year 2011 budget request. We recap those stories and more in our weekly wrapup.
Read More...

NASA Looks to Move Science Apps Into the Cloud

It seems only natural that the US space agency would be casting its eyes toward the clouds. Sure enough, NASA is now looking to cloud computing to optimize the operation of the agency's IT infrastructure for some of its science codes. Like many commercial businesses and government organizations, NASA is being asked to do more computing with fewer datacenter resources.
Read More...

Thoughts, Observations, Beliefs & Opinions About the NSF Supercomputer Centers

There is no such thing as an NSF (Supercomputer) Center and there never has been. There should be. What there are, in the words of Ed Hayes, then comptroller of NSF, are "NSF ASSISTED Supercomputer Centers." This is a double edged sword.
Read More...

Read more HPCwire features...

Top Headlines

IBM Releases Energy Efficient Power7 System

Feb 09 | eWeek Europe | Company says new high-end servers will deliver "intelligent performance." Read more...

Inductive Coupling Packs Flash Drive in a Chip

Feb 09 | EE Times | Wireless technology promises energy-efficient chip-to-chip communication. Read more...

IBM, Microsoft Help Create Montana Supercomputer

Feb 08 | eWeek | A new kind of Rocky Mountain high. Read more...

AMD Aims for GPUs in Mainstream Servers Starting 2012

Feb 08 | Computerworld | Chip maker hopes to bring CPU-GPU processors to servers in two years. Read more...

Graphene Transistors That Work at Blistering Speeds

Feb 05 | Technology Review | IBM has created graphene transistors that leave silicon ones in the dust. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

Appro Assists LLNL with Cluster Designed for Extreme Scale Visualization

Jan 11 | | LLNL is home to some of the fastest computers in the world. In 2012, LLNL expects to have the Sequoia supercomputing cluster operational with a projected performance of over 20 PFLOP/s. These systems will focus on strengthening the foundations of predictive simulation through running large suites of complex simulations and then comparing model predictions with experimental data. To visualize this project’s large amount of data, LLNL requested an Appro Supercomputing Cluster specifically designed to support interactive data analysis.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html