The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
March 31, 2006
IBM Researchers Build First Nanotube Integrated Circuit
1 | 2 All »
IBM has announced that its researchers have built the first complete electronic integrated circuit around a single "carbon nanotube" molecule, a new material that shows promise for providing enhanced performance over today's standard silicon semiconductors.
The achievement is significant because the circuit was built using standard semiconductor processes and used a single molecule as the base for all components in the circuit, rather than linking together individually-constructed components. This can simplify manufacturing and provide the consistency needed to more thoroughly test and adjust the material for use in these applications.
Depending on the synthesis process, a single-walled carbon nanotube has a diameter in the range of nanometers. This extremely small size naturally lends itself to the miniaturization goal of current semiconductor industry. Also, owing to the small nanotube diameter, carbon nanotubes are found to possess unique physical properties that are beneficial for high speed and low power electronics applications.
Once properly wired-up, the individual carbon nanotube functions as an entire circuit -- a molecular ring oscillator. The monitored output signal is of ac type while the input uses a low power dc voltage. The architecture that has been employed makes use of the unique carbon nanotube properties while it ensures at the same time compatibility with well established circuit concepts.
"Carbon nanotube transistors have the potential to outperform state-of-the-art silicon devices," said Dr. T.C. Chen, vice president, Science & Technology, IBM Research. "However, scientists have focused so far on fabricating and optimizing individual carbon nanotube transistors. Now, we can evaluate the potential of carbon nanotube electronics in complete circuits -- a critical step toward the integration of the technology with existing chip-making techniques."
For some 50 years the semiconductor industry has relied on the ability to pack increasing numbers of electronic circuits on a single silicon chip to make those chips more powerful. This was achieved largely by finding ways to build circuits smaller. With scientists seeing an end to that capability looming, the use of nanotechnology is being explored as a means to keep the industry moving forward.
The field of nanotechnology involves the synthesis and assembly of new types of molecules and structures with dimensions measured in billionths of a meter. Looking like a microscopic roll of chicken wire, carbon nanotubes measure 50,000 times thinner than a human hair. Yet they have unique properties that may allow them to carry higher current densities than the "pipes" currently used in today's transistor and, with their smaller size, might allow for further miniaturization.
The circuit built by the IBM team was a ring oscillator -- a circuit chip makers typically build to evaluate new manufacturing processes or materials. The circuit stresses certain properties that can give a good indication of how new technologies will perform when used to build complete chips.
By integrating the complete circuit around a single nanotube, the IBM team observed circuit speeds nearly a million times faster than previously demonstrated circuits with multiple nanotubes. While this is still slower than the speeds obtained by today's silicon chips, the IBM team believes that new nanofabrication processes will eventually unlock the superior performance potential of carbon nanotube electronics.
The IBM scientists will now use the ring oscillator to test improved carbon nanotube transistors and circuits, and to gauge their performance in complete chip designs.
Page: 1 of 21 | 2 All »
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
New Paper: Parallel Computing Without Parallel Programming
Learn how domain experts can run VHLL programs like MATLAB® on a variety of high-performance platforms without low-level reprogramming and how to work with the largest datasets and complex algorithms without sacrificing ease of use or reducing productivity.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Top Headlines
3D Seismic Data: Taking a Smarter Approach to Interpretation
Jul 09 | Engineer Live | The demand for computational tools to underpin the 3D seismic interpretation process has never been more apparent. Read more...
Engineering Unemployment Soared in 2Q to 8.6%
Jul 08 | EE Times | Unemployment for U.S. engineers has reached record levels, according to government figures. Read more...
Gartner Adjusts 2009 IT Spend Downward Again
Jul 08 | Network World | Global spending for 2009 projected to drop 6 percent, for a total of $3.2 trillion. Read more...
Concurrent and Parallel Are Not The Same
Jul 08 | Linux Magazine | Portability or efficiency? Neither is guaranteed when writing explicit parallel code. Read more...
800 TFLOP Real-Time Ray Tracing GPU Unveiled, Not for Gamers
Jul 07 | Ars Technica | Japanese company builds custom ASIC to accelerate real-time ray traced rendering for the auto industry. Read more...
Featured Whitepapers
Parallel Computing Without Parallel Programming
Jul 10 | | Engineers, scientists, and other domain experts depend on the productivity enabled by very high-level language (VHLL) tools like MATLAB® and Python. However, as datasets grow larger and programs get more sophisticated, ordinary desktop computers can no longer keep up. The paper explores how to run VHLL programs on high-performance platforms without low-level reprogramming. Work with large datasets and complex algorithms without sacrificing ease of use or reducing productivity.
Building High Performance Computing in a Green and Modular Solution Building Block
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Multimedia
Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
Video White Paper: Architecting a Better Network Storage Solution
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
HPC Systems Administrator
McGill University -
High Performance Computing Systems Administrator
Idaho National Laboratory -
Solution Engineer- HPC
Dell Inc -
Parallel Programmer
Cardiff University -
Principal Software Research Engineer
Indiana University -
Post Doctoral Researcher - Exascale Stream Computing
IBM - Visit the HPCwire Job Bank
Featured Events
-
July 13-16, 2009
WORLDCOMP'09
Las Vegas , NV
USA
-
August 24-28, 2009
Data Mining: Levels I, II, & III
Denver , CO
USA