HPCwire: HyperTransport Stays Ahead of the Curve

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Features

May 05, 2006

HyperTransport Stays Ahead of the Curve

by Michael Feldman, Editor, HPCwire

Page: 1 of 2
1 | 2 All »

The HyperTransport technology was introduced in 2001 to provide a general purpose, low-latency, high bandwidth system interconnect that was designed to overcome some of the shortcomings of shared bus technologies and proprietary interconnects. The HyperTransport Consortium controls the technology specification and drives its development. This non-profit organization maintains HyperTransport as an open standard, available to any vendor willing to become a Consortium member. Since its introduction, the technology has attracted system designers in high performance computing and other IT segments where performance and scalability are of paramount importance.

In the multiprocessor world of supercomputing, the system interconnect is as important as the processors themselves. Since commodity processors are now being used in the majority of these machines, the proprietary interconnect fabric is becoming one of the more expensive elements of the system. Of course, this is not just the case for supercomputers. Servers, network appliances and even desktop systems have a great need for fast data transfers. But in the high-performance realm, the need for a low-latency, high bandwidth interconnects is especially crucial.

"Even though it's used in very high-end systems, it's also used in very low-end PC, with an eye to reducing the cost," said David Rich, president of the HyperTransport Consortium. "So the technology has to be very accepting of the quality of the signal integrity that's on the board. We can't specify a very expensive board manufacturing regimen to get the speed."

Originally just used for processor-to-processor connections, HyperTransport now provides processor-to-peripheral links as well. With last month's introduction of the HyperTransport 3.0 specification, it can now be used for system-to-system connections. More about that later.

One of the most prominent uses of HyperTransport in the HPC domain are in AMD's Opteron processors which are the basis of many high performance clusters and supercomputers -- for example, Cray's Red Storm system. In fact, the popularity of the Opteron throughout the server and high performance segments has helped to drive adoption of the HyperTransport technology throughout the IT industry. As the number of devices that want to talk directly to Opterons grow, so grows the demand for HyperTransport. The recently announced DRC FPGA cooprocessor also takes advantage of the HyperTransport technology by plugging directly into AMD Opteron sockets.

Another example of this technology in high performance computing is PathScale's InfiniPath adapter. Here HyperTransport has been used to achieve extremely low-latency cluster interconnects (1.29 microseconds MPI latency).

According to Mario Cavalli, general manager for the HyperTransport Consortium, one of the unique strengths of HyperTransport is its processor native interface. This provides simple, but highly efficient chip-to-chip communication that scales with the number of HyperTransport-enabled processors. Unlike front-side bus architectures, which require adapters to connect to standard buses like PCI or AGP, the HyperTransport interconnect is simpler and more flexible.

The technology supports a variable bus width, from 2 to 32 bits; and buses of various widths can be mixed together within a single application. Also, the implementation may choose the clock speed in 200MHz steps, up to a maximum of 2.6GHz in the 3.0 specification. This type of flexibility enables the system designer to specify a hardware implementation that closely matches the desired performance.

Since it was introduced in 2001, the HyperTransport specification has been enhanced in order to increase both speed and functionality. As both CPUs and networks get faster -- and as more cores get added to the chip -- the need to increase the processor's bandwidth grows according. In addition, as computing systems get more specialized and more complex, there is a corresponding need to have more design flexibility.

The new HyperTransport 3.0 specification was designed to create some headroom in both the bandwidth and flexibility. Specifically, the maximum aggregate bandwidth for the 3.0 specification is 41.6 GB/second, assuming a 32-bit bus at 2.6GHz. This is almost double the maximum bandwidth of the 2.0 specification and more than five times the highest bandwidth currently implemented in an actual product. Fortunately, the new spec maintains the same hardware pinouts; the heavy lifting is done by upgrading the physical signaling methods.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Top Headlines

Australia Commissions Cray Supercomputer

Mar 19 | OfficialWire | New super to support intelligence work Down Under. Read more...

Intel Partners See 'Easy' Upgrade Path With Xeon 5600 Chips

Mar 18 | ChannelWeb | Westmere parts already showing up in HPC machines. Read more...

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html