HPCwire: 'Ballistic' Transistor Aims for Terahertz Chips

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Features

August 25, 2006

'Ballistic' Transistor Aims for Terahertz Chips

Page: 1 of 2
1 | 2 All »

Computer designers at the University of Rochester are going ballistic.

"Everyone has been trying to make better transistors by modifying current designs, but what we really need is the next paradigm," says Quentin Diduck, a graduate student at the University who thought up the radical new design. "We've gone from the relay, to the tube, to semiconductor physics. Now we're taking the next step on the evolutionary track."

That next step goes by the imposing name of "Ballistic Deflection Transistor," and it's as far from traditional transistors as tubes. Instead of running electrons through a transistor as if they were a current of water, the ballistic design bounces individual electrons off deflectors as if playing a game of atomic billiards.

Though today's transistor design has many years of viability left, the amount of heat these transistors generate and the electrical "leaks" in their ultra-thin barriers have already begun to limit their speed. Research groups around the world are investigating strange new designs to generate ways of computing at speeds unthinkable with today's chips. Some of these groups are working on similar single-electron transistors, but these designs still compute by starting and stopping the flow of electrons just like conventional designs. But the Ballistic Deflection Transistor adds a new twist by bouncing the electrons into their chosen trajectories -- using inertia to redirect for "free," instead of wrestling the electrons into place with brute energy.

Such a chip would use very little power, create very little heat, be highly resistant to "noise" inherent in electronic systems, and should be easy to manufacture with current technologies. All that would make it incredibly fast. The National Science Foundation is so impressed with the idea that it just granted the University of Rochester team $1.1 million to develop a prototype.

"We've assembled a unique team to take on this chip," says Marc Feldman, professor of computer engineering at the University. "In addition to myself and Quentin, we have a theoretical physicist, a circuit designer, and an expert in computer architecture. We're not just designing a new transistor, but a new archetype as well, and as far as I know, this is the first time an architect has been involved in the actual design of the transistor on which the entire architecture is built."

The team has already had some luck in fabricating a prototype. The ballistic transistor is a nano-scale structure, and so all but impossible to engineer just a few years ago. Its very design means that this "large" prototype is already nearly as small as the best conventional transistor designs coming out of Silicon Valley today. Feldman and Diduck are confident that the design will readily scale to much smaller dimensions.

There's one hurdle the team isn't quite as confident about: "We're talking about a chip speed measured in terahertz, a thousand times faster than today's desktop transistors" Diduck says. "We have to figure out how to test it because there's no such thing as a terahertz oscilloscope!"

The Science Behind the Ballistics

The Ballistic Deflection Transistor (BDT) should produce far less heat and run far faster than standard transistors because it does not start and stop the flow of its electrons the way conventional designs do. It resembles a roadway intersection, except in the middle of the intersection sits a triangular block. From the "south" an electron is fired, as it approaches the crossroads, it passes through an electrical field that pushes the electron slightly east or west. When the electron reaches the middle of the intersection, it bounces off one side of the triangle block and is deflected straight along either the east or west roads. In this way, if the electron current travels along the east road, it may be counted as a zero, and as a one if it travels down the west road.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Top Headlines

Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan

Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...

Cisco Containers Target Federal Market

Mar 15 | Data Center Knowledge | Company delivers UCS-container solution to NASA. Read more...

GP-GPUs: OpenCL Is Ready For The Heavy Lifting

Mar 11 | Linux Magazine | CUDA may be the rage, but OpenCL is a standard that has some features you may need. Read more...

Can Free Software Drive the Fourth Paradigm?

Mar 09 | Free Software Magazine | Data-driven computing will need open software. Read more...

Graphics Card Maker Turns to High-Performance Bioinformatics

Mar 09 | Bio-IT World | Tahoe Informatics founder eyes GPUs, CUDA software. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html