HPCwire: TRIPS Processor Marches to a Different Drummer

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Features

May 04, 2007

TRIPS Processor Marches to a Different Drummer

by Michael Feldman, HPCwire Editor

Page: 1 of 2
1 | 2 All »

In the midst of the multicore frenzy that has enveloped processor design over the past several years, researchers at the University of Texas (UT) have been methodically working on a very different kind of chip architecture. With $20 million of funding, primarily from DARPA, the UT research team developed the Tera-op Reliable Intelligently adaptive Processing Systems (TRIPS) architecture. On Monday, the team, led by UT professors Doug Burger, Steve Keckler and Kathryn McKinley, unveiled the first TRIPS prototype.

Today, the commercial solution to high performance is to add more cores to general purpose processors (i.e., x86, Power, UltraSPARC) or use special processing units for acceleration (i.e., GPUs, the Cell processor, ClearSpeed boards). In contrast, TRIPS uses heavy-duty instruction-level concurrency to achieve high levels of performance. It does this via its EDGE ISA, which allows a compiler to specify the data dependencies during code generation. The rationale is that this frees the hardware from having to reconstruct these dependencies at runtime. More than that, a TRIPS processor is able to change its execution behavior based on the application profile, so that workloads requiring different levels of parallelism (instruction, data, and thread) may all be accommodated efficiently.

It is this polymorphic behavior that is of particular interest to DARPA. Currently the Department of Defense (DoD) builds numerous mobile computing systems that incorporate a vast range of custom ASICs, often alongside general-purpose commodity processors. In this type of environment, the workload is often volatile. The specialized and general-purpose processors become idle or stressed as the workload throttles up and down, reducing system efficiency. The DoD would love to find a solution that can approach the performance of a specialized processor, yet retain the ability to be used for many different types of applications.

This is not just a military notion. A polymorphic processor could be applied to any application that consisted of high performance heterogeneous workloads, embedded or otherwise. In HPC, the conventional answer to heterogeneity is to use different types of processors. For example, Cray's "Adaptive Supercomputing" strategy is to apply a variety of processors (vector, scalar, multithreading) that excel at different types of workloads. Other vendors are experimenting with hardware accelerators, like FPGAs or Cell processors, as add-ons to conventional HPC servers.

"We're trying to come up with a [common] substrate that would work well with many different types of applications -- especially those without explicit concurrency built in," explained Keckler.

The processor demonstrated at the University of Texas consisted of two TRIPS cores, each one capable of executing up to 16 instructions per clock cycle, from as many as 1024 in-flight instructions. The prototype was manufactured by IBM on 130nm technology and runs at 366 MHz. It achieves 12 gigaflops and consumes 45 watts at peak power.

A mere 12 gigaflops at 45 watts isn't going to turn many heads today. For comparison, a quad-core Xeon processor achieves 62 gigaflops at 120 watts. But the TRIPS prototype was implemented on process technology that's two generation behind the state-of-the-art and the TRIPS system design didn't bother to implement power saving circuitry such as clock gating, a common technology used to optimize processor power consumption.

On a 65nm process technology with appropriate clock gating, the TRIPS researchers expect much higher clock rates and lower power consumption. They believe that the performance per watt for this technology is going to be extremely competitive with current CISC and RISC offerings. Using the clock-neutral metric of instructions retired per clock cycle, the prototype has achieved between three and four times better performance than Intel's commercial Core 2 processors on a variety of application workloads, including signal processing, dense linear algebra, desktop and embedded.

"It is very promising," said Burger. "If you can imagine a major company putting a full design team behind it, they could push it a lot further than we could. And where we are is already pretty good with a small academic team."

One of the big advantages of exploiting instruction-level parallelism is a reduction of the memory wall problem -- where processor performance overruns memory performance. Multicore, multithreading solutions exacerbate this problem by enabling more threads to compete for limited memory bandwidth. Typically each thread will access different data in the cache, putting more stress on the bandwidth of the memory system. Since TRIPS is able to keep up to 1024 instructions in flight, a lot of work can done while the next memory request completes. It's not that TRIPS has solved the memory wall problem, but speeding up the individual processors relieves some of pressure on the memory system.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Top Headlines

AMD: OEMs primed for Opteron 6100s

Mar 17 | The Register | But what about the tier ones? Read more...

Arrival of the Desktop Supercomputer

Mar 17 | Cadalyst Magazine | A new generation of workstations is changing the nature of technical computing. Read more...

Scheduling HPC In The Cloud

Mar 17 | Linux Magazine | Latest iteration of Sun Grid Engine able to tap into Cloud. Read more...

Tailoring Medicine with Supercomputers

Mar 16 | Bio-IT World | Biotech firm builds genetic models from patient data. Read more...

Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan

Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html