The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
September 21, 2007
FPGA Acceleration Gets a Boost from HP, Intel
1 | 2 All »
It's been said more than once that users of high performance computing have an almost insatiable demand for computational power. Applying Moore's Law to produce additional cores on general-purpose processors helps, but ultimately fails, to keep up with this demand. Bigger systems can be built, but power and size considerations limit scalability.
These obstacles have increased interest in hardware accelerators. FPGAs, GPUs, Cell processors and ClearSpeed boards are all candidates for offloading the kind of fine-grained parallelism common to many HPC applications. Seismic modeling, financial analytics and bioinformatics applications have been sped up anywhere from 10 to 300 times using these newer technologies. And accelerators are able to do this at a fraction of the cost and power of general-purpose CPUs. But in many cases, hyperbole has been delivered faster than real products. For FPGAs, this might be starting to change.
When FPGAs hit the 90nm process node, manufacturers were able to build chips with enough gates and memory on them to host real HPC kernels. The Xilinx Virtex-4 and Altera Stratix II are two such chips. More recently, Xilinx and Altera have delivered even more powerful FPGAs, using 65nm technology -- Virtex-5 and Stratix III, respectively. Reconfigurable computing vendors are just catching up to the newfound treasure. DRC Computer Corp., XtremeData Inc., Celoxica Holdings plc, Nallatech, Mitrionics AB, Impulse Accelerated Technologies and a handful of others are beginning to crack the HPC marketplace.
This week Celoxica announced that its RCHTX acceleration board has been qualified by HP for its ProLiant DL145 server. Customers can now buy an HP server equipped with Celoxica's FPGA board, with HP standing behind it. An accelerated HP machine was demonstrated at the HPC on Wall Street conference on Monday.
The RCHTX board is based on the Xilinx Virtex-4 FPGAs. (Celoxica also has developed support for the next-generation Virtex-5.) According to Jeff Jussel, Celoxica's VP of Marketing, it still can be a challenge to fit some of the algorithms on the 90nm Virtex-4 chips, but there is certainly enough real estate on the die to implement a lot of useful double-precision floating point codes.
"Frankly, we only need to get enough multipliers on the FPGAs to do the job," explains Jussel. "We're finding that they are now big enough so that we can do that."
Celoxica has targeted the financial services space as one sector with an acute need for accelerated solutions and, frankly, one with the wherewithal to invest in emerging technologies like theirs. The company is in the process of carrying out a "paid engagement" for a Tier 1 investment bank to demonstrate a proof of concept for the RCHTX technology applied to the bank's analytics applications. Results of the study have shown improvements in the power-speed ratio of up to 30 times compared to the bank's current server technology.
The partnership with HP is a significant development for Celoxica. Big banks and other financial institutions need to feel comfortable with the level of support they're going to get with their mission-critical technology. With a staff of 46, it's hard for Celoxica to provide that by themselves. They realize hooking up with Tier 1 vendors gives them a big boost into these markets.
One advantage to using FPGAs as an accelerator technology are their reconfigurability. In the financial arena, the same system could be used to do both transaction-level applications, like market data pre-processing, and financial analytics, like options trading and derivative analysis. In Celoxica's current implementation, though, both applications can't be performed simultaneously. The RCHTX card has two FPGAs: user and RTOS. The RTOS FPGA manages the hardware interface and handles the communication between memory, the processors and the user FPGA. The user FPGA is the bigger processor and is completely available for application code. Although the user is limited to running one application at a time, switching codes takes only milliseconds.
Like DRC and XtremeData, Celoxica takes advantage of AMD's Torrenza strategy which opens up the AMD64 platform to third-party coprocessors and allows them to be part of the computing fabric. Celoxica's accelerator card uses a HyperTransport eXpansion (HTX) slot rather than plugging directly into an Opteron socket, but it still benefits from direct connection to the CPU and memory. AMD has positioned Torrenza as a big differentiator against Intel.
Page: 1 of 21 | 2 All »
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
New Paper: Parallel Computing Without Parallel Programming
Learn how domain experts can run VHLL programs like MATLAB® on a variety of high-performance platforms without low-level reprogramming and how to work with the largest datasets and complex algorithms without sacrificing ease of use or reducing productivity.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Top Headlines
3D Seismic Data: Taking a Smarter Approach to Interpretation
Jul 09 | Engineer Live | The demand for computational tools to underpin the 3D seismic interpretation process has never been more apparent. Read more...
Engineering Unemployment Soared in 2Q to 8.6%
Jul 08 | EE Times | Unemployment for U.S. engineers has reached record levels, according to government figures. Read more...
Gartner Adjusts 2009 IT Spend Downward Again
Jul 08 | Network World | Global spending for 2009 projected to drop 6 percent, for a total of $3.2 trillion. Read more...
Concurrent and Parallel Are Not The Same
Jul 08 | Linux Magazine | Portability or efficiency? Neither is guaranteed when writing explicit parallel code. Read more...
800 TFLOP Real-Time Ray Tracing GPU Unveiled, Not for Gamers
Jul 07 | Ars Technica | Japanese company builds custom ASIC to accelerate real-time ray traced rendering for the auto industry. Read more...
Featured Whitepapers
Parallel Computing Without Parallel Programming
Jul 10 | | Engineers, scientists, and other domain experts depend on the productivity enabled by very high-level language (VHLL) tools like MATLAB® and Python. However, as datasets grow larger and programs get more sophisticated, ordinary desktop computers can no longer keep up. The paper explores how to run VHLL programs on high-performance platforms without low-level reprogramming. Work with large datasets and complex algorithms without sacrificing ease of use or reducing productivity.
Building High Performance Computing in a Green and Modular Solution Building Block
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Multimedia
Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
Video White Paper: Architecting a Better Network Storage Solution
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
HPC Systems Administrator
McGill University -
High Performance Computing Systems Administrator
Idaho National Laboratory -
Solution Engineer- HPC
Dell Inc -
Parallel Programmer
Cardiff University -
Principal Software Research Engineer
Indiana University -
Post Doctoral Researcher - Exascale Stream Computing
IBM - Visit the HPCwire Job Bank
Featured Events
-
July 13-16, 2009
WORLDCOMP'09
Las Vegas , NV
USA
-
August 24-28, 2009
Data Mining: Levels I, II, & III
Denver , CO
USA