The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
October 26, 2007
High Performance 3D Image Reconstruction Platforms
-- State of the Art, Implications and Compromises
1 | 2 | 3 | 4 | 5 All »
by Prof. Dr. Marc Kachelrieß, Professor for Medical Imaging, Institute of Medical Physics (IMP), University of Erlangen-Nuremberg, Germany and Olivier Bockenbach, Systems Engineer, Mercury Computer Systems, Berlin, Germany
High-resolution tomographic scanners and other 3D technologies provide a number of compelling advantages for diagnostic medical imaging. However, 3D modalities such as Computed Tomography (CT) and Magnetic Resonance Imaging (MRI) are creating ever larger volumes of data, increasing the need for faster and bigger servers, higher network bandwidth, workstations with large memory and fast graphics, as well as advanced diagnostic software.
Advanced 3D Multi-Slice CT scanners generate up to more than 2000 projections per second, thus increasing the need for high-performance platforms that allow for the reconstruction and processing of medical imaging data nearly in real-time. High-performance systems, such as those based on the Cell Broadband Engine processor technology, allow for the implementation of advanced analytical and statistical CT reconstruction algorithms (and more specifically backprojection algorithms), thus enhancing image quality while keeping the X-Ray exposure of the patient as low as possible.
However much these architectures differ, they all share common properties that make them attractive for the implementation of backprojection algorithms: the relative balance of high memory bandwidth and processing capabilities. On the other hand, harnessing the power of such devices necessarily also involves decision making with regard to the computational precision, the handling of the signal dynamics and the allowed approximations one can consider for making efficient use of the processing power of these devices.
Once a valid solution for the implementation of a 3D backprojection algorithm has been found for the device under consideration, there are major tasks to be addressed before the algorithm-device pair can be successfully deployed in a medical Image Reconstruction System (IRS).
The backprojection is a considerable processing step, but a 3D image reconstruction algorithm also includes pre-processing, filtering and post-processing steps. Various devices considered for accelerating the backprojection reveal themselves to be more or less usable for other tasks, requiring more or less assistance from other co-processing units. The implementation of the complete reconstruction pipeline may require the combination of several different devices, influencing the design, implementation and maintenance costs. However broad the spectrum of possible solutions may be, clinical and hospital operating conditions place another constraint on the IRS. These requirements are mainly directed towards processing speed, in order to match the hospital workflow. Nevertheless, the operating environment also includes processing density, as well as power and cooling requirements. The expected level of availability also places another constraint on the IRS.
Finally, more and more attention is being paid to the costs of the IRS, not only during the design but also over the complete life cycle of the IRS. Hence, there are multiple aspects that need to be taken into consideration, such as the life cycle of the underlying technology, the rate at which new devices are introduced and the end of life, together with the level of compatibility that is offered among devices from the same vendor or product family.
Hardware platforms
The aim of this investigation is to implement a 3D cone-beam perspective backprojection algorithm for the Cell processor and to benchmark its performance against other alternatives, such as PC-, FPGA- or GPU-based implementations. Four different platforms were selected:
- the reference platform for image quality is on a standard PC with a single Xeon processor clocked at 3.06 GHz and a front bus side with 533 MHz
- the PCI Express Cell Accelerator Board from Mercury Computer Systems
- the PCI VantageRT-FCN board from Mercury Computer Systems
- the G70 GPU from NVIDIA.
Implementation principles
Page: 1 of 51 | 2 | 3 | 4 | 5 All »
Article Tools
Share Options
(Digg, Technorati, more)
Subscribe
Sponsored Links
New Paper: Parallel Computing Without Parallel Programming
Learn how domain experts can run VHLL programs like MATLAB® on a variety of high-performance platforms without low-level reprogramming and how to work with the largest datasets and complex algorithms without sacrificing ease of use or reducing productivity.
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
Top Headlines
3D Seismic Data: Taking a Smarter Approach to Interpretation
Jul 09 | Engineer Live | The demand for computational tools to underpin the 3D seismic interpretation process has never been more apparent. Read more...
Engineering Unemployment Soared in 2Q to 8.6%
Jul 08 | EE Times | Unemployment for U.S. engineers has reached record levels, according to government figures. Read more...
Gartner Adjusts 2009 IT Spend Downward Again
Jul 08 | Network World | Global spending for 2009 projected to drop 6 percent, for a total of $3.2 trillion. Read more...
Concurrent and Parallel Are Not The Same
Jul 08 | Linux Magazine | Portability or efficiency? Neither is guaranteed when writing explicit parallel code. Read more...
800 TFLOP Real-Time Ray Tracing GPU Unveiled, Not for Gamers
Jul 07 | Ars Technica | Japanese company builds custom ASIC to accelerate real-time ray traced rendering for the auto industry. Read more...
Featured Whitepapers
Parallel Computing Without Parallel Programming
Jul 10 | | Engineers, scientists, and other domain experts depend on the productivity enabled by very high-level language (VHLL) tools like MATLAB® and Python. However, as datasets grow larger and programs get more sophisticated, ordinary desktop computers can no longer keep up. The paper explores how to run VHLL programs on high-performance platforms without low-level reprogramming. Work with large datasets and complex algorithms without sacrificing ease of use or reducing productivity.
Building High Performance Computing in a Green and Modular Solution Building Block
Apr 14 | | Many HPC IT departments are feeling the rising pressure to deliver more capacity computing and performance while trying to reduce the total cost of ownership. This white paper discusses how an environmentally-friendly and open-standards HPC building block based computing system using flexible interconnect options helps address capacity computing needs.
Multimedia
Webcast: Dell Expands HPC Access and Adoption with Intel Cluster Ready Program
Source: Addison Snell, GM/VP, Tabor Research; sponsored by Dell
Many organizations that could benefit from the use of HPC clusters find that it is complicated to get the systems up and running because of limited IT resources or the complexities of the clusters themselves. Learn how the Intel Cluster Ready program, for which Dell was an original partner, seeks to address this challenge for entry level and mid-range HPC users.
Video White Paper: Architecting a Better Network Storage Solution
BlueArc's Titan architecture represents an evolutionary step in file servers by creating a hardware-based file system that can scale bandwidth, IOPS, and overall data capacity well beyond conventional software-based devices. With its ability to virtualize a massive storage pool of up to four usable petabytes of tiered storage, Titan can scale with growing data requirements, offering a competitive advantage for businesses, researchers, or other enterprises seeking to better manage data growth while still ensuring optimal performance.
Webcast: HPC Development Solutions: Sun Studio & Sun HPC ClusterTools
Sun Studio Compilers and Tools and Sun HPC ClusterTools allow you to create high performance parallel applications for OpenSolaris, Solaris and Linux. Sun Studio Express 11/08 includes MPI performance analysis capabilities and full OpenMP 3.0 compiler support. Learn about all this and the latest in Sun HPC ClusterTools 8.1.
Newsletters
Stay informed! Subscribe to HPCwire email Newsletters.
HPC Job Bank
-
HPC Systems Administrator
McGill University -
High Performance Computing Data Center Manager
National Renewable Energy Laboratory -
High Performance Computing Systems Administrator
Idaho National Laboratory -
Solution Engineer- HPC
Dell Inc -
Parallel Programmer
Cardiff University -
Principal Software Research Engineer
Indiana University -
Post Doctoral Researcher - Exascale Stream Computing
IBM - Visit the HPCwire Job Bank
Featured Events
-
July 13-16, 2009
WORLDCOMP'09
Las Vegas , NV
USA
-
August 24-28, 2009
Data Mining: Levels I, II, & III
Denver , CO
USA