HPCwire: Intel Develops Toolset for Parallel Programming

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

HPCwire >> Features

August 21, 2008

Intel Develops Toolset for Parallel Programming

by John E. West, for HPCwire

Page: 1 of 2
1 | 2 All »

On Wednesday, Intel introduced Parallel Studio, a suite of four tools to help application developers write parallel programs on multicore and manycore platforms. The suite is aimed at the millions of C and C++ programmers struggling to incorporate parallelism into their applications, and it does so not just by providing tools, but also by baking the expertise needed to use them effectively right into the toolset.

Intel is highly motivated to help programmers get the most out of its processors. The multicore change that Intel is educating programmers through at the moment is, as we've known in HPC for at least two decades, a fundamental change in the way developers think about programming. Engineering (and re-engineering) software for good performance on more than one processor is difficult work. Estimates of the number of software developers in the world vary widely, but most of them are between 1 million and 12 million. Even if the real number is toward the low end of that range, that's still a whole lot of parallel programming education.

In response to this challenge, Intel has invested in a wide range of ventures over the past year. It has funded two Universal Parallel Computing Research Centers (UPCRC) at Berkeley and UIUC to, as Marc Snir put it, "make 'parallel programming' synonymous with 'programming.' " They are also providing a raft of advanced training material to professors at universities all over the world to help them integrate the concepts of parallelism into fundamental computer science curricula, and Intel estimates that 40,000 undergraduate students will see that material this year. Recently, Intel announced that it had teamed up with HP and Yahoo! to create a cloud computing research test bed "designed to encourage research on the software, datacenter management and hardware issues associated with cloud computing at a larger scale than ever before."

The company also has had long-standing investments in compilers and programming tools for its chips, with products such as Cluster OpenMP, VTune Performance Analyzer, Trace Collector, MPI library, Math Kernel Library, and Fortran compilers. Recently, they've been adding parallel support to this portfolio, with tools like Threaded Building Blocks and a new language developed specifically to support multicore computing.

This week the company has taken what promises to be a dramatic leap forward. Intel Parallel Studio goes beyond just integrating Intel's compilers and debuggers into Microsoft's Visual Studio Integrated Development Environment (IDE). Parallel Studio's four components are aimed at helping developers throughout the entire lifecycle of an application: from planning where to put paralellism to ensuring that an application is behaving as expected. Open beta tests will start later this year, with product likely to ship sometime in the second half of 2009.

When completed, Parallel Studio will consist of four tools: Parallel Advisor, Parallel Composer, Parallel Inspector, and Parallel Amplifier. The components are aimed at the major stages of the development lifecycle for an application: planning, coding, debugging and tuning. Advisor is an interesting piece of technology, and with it Intel has decided to directly address the expertise gap faced by the majority of programmers already in the workforce with little or no parallel programming experience.

Intel's James Reinders, director of Intel Software Development Products, was careful to emphasize that Advisor is not an auto-parallelization tool or magic bullet. He explained Advisor's role to me in terms of the workflow that programmers often employ when adding parallelism to an existing code. Users often profile their application first to look for hotspots, and then do experiments in the most promising of those hotspots to determine if parallelism might pay off in that section of code. Unfortunately these experiments often either don't work out, or turn out to be development projects in their own right as developers run up against unforeseen problems, like globally shared structures that have to be modified to permit safe parallel access.

Advisor takes advantage of static and dynamic code analysis capabilities Intel has developed for its compilers and other projects to give the developer a heads up on these problems, and offers advice on ways to resolve them. In this way Advisor can help the developer determine high payoff areas to inject parallelism, and provide recommendations on a sound implementation. As Reinders points out, this is a totally new class of tool, and Intel wants to make sure they get it right. Although it stands at the beginning of the parallel application development lifecycle, its beta will be released last -- sometime in the first half of 2009 -- to permit Intel time to mature the offering.

Parallel Composer is where code gets written in Parallel Studio, and it builds directly upon Intel's existing code development tools. "Composer is the most mature part of Parallel Studio, which is vital," says Reinders. "At some level if we goof with some of the other tools we've just provided bad advice. But Composer is where users are creating real code, and there is no room for error there." Composer will include support for Microsoft's Concurrency Runtime when Microsoft releases the final version, expected next year. The Concurrency Runtime (CR) is meant to decrease the difficulties programmers encounter in properly adding threads and support for asynchronous events to applications. In addition to adding a simple object model to allow programmers to easily express complex thread coordination patterns, the CR maintains its own thread pool, eliminating the performance overhead normally associated with marshaling threads dynamically.

Parallel Inspector is the focal point for debug activities in Parallel Studio. It is based on Intel Thread Checker, and Reinders describes it as a "proactive bug finder." Inspector's unique benefit is that it will try to find problems that haven't yet manifested as bugs. For example, Inspector will search the application for data races, deadlocks, and other usage errors that often don't appear for long periods after release, or only show up in unpredictable ways.

Page: 1 of 2
1 | 2 All »

Article Tools

Share Options

(Digg, Technorati, more)

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Top Headlines

Gelsinger Stuns Analysts and Colleagues with Storage Pool Plan

Mar 15 | The Register | EMC's grand vision for unified global storage. Read more...

Cisco Containers Target Federal Market

Mar 15 | Data Center Knowledge | Company delivers UCS-container solution to NASA. Read more...

GP-GPUs: OpenCL Is Ready For The Heavy Lifting

Mar 11 | Linux Magazine | CUDA may be the rage, but OpenCL is a standard that has some features you may need. Read more...

Can Free Software Drive the Fourth Paradigm?

Mar 09 | Free Software Magazine | Data-driven computing will need open software. Read more...

Graphics Card Maker Turns to High-Performance Bioinformatics

Mar 09 | Bio-IT World | Tahoe Informatics founder eyes GPUs, CUDA software. Read more...

Read more headlines...

Featured Whitepapers

Virtualization for Aggregation And The vSMP Architecture™

Jan 12 | | In-depth look at vSMP Foundation server virtualization technology, technical implementation, use cases and capabilities. The technical whitepaper provides an architectural overview and details on the three vSMP Foundation products: vSMP Foundation for SMP, vSMP Foundation for Cluster and vSMP Foundation for Cloud.

Copper Cable Technologies for High Performance Computing

Jan 18 | | This white paper discusses Gore’s copper cable assemblies, and how they continue to exceed the standards for providing reliable, cost-effective solutions for high-performance computer applications.

View the White Paper Library

Multimedia

Webcast: Virtualized Data Center Roundtable

Join this online panel discussion for live Q&A with leading industry experts, analysts, and end-users to discuss the latest innovations, best practices, barriers to implementation, and measurable benefits of server virtualization with a particular focus on today's real world solutions.

Webcast: Watch SC09 Birds of a Feather Video: Scalable Fault-Tolerant HPC Supercomputers

Learn about scalable fault-tolerant architectures and examples of energy efficient and scalable supercomputing clusters using dual QDR InfiniBand to combine capacity computing with network failover capabilities with the help of programming languages such as MPI and a robust Linux cluster management package.

Webcast: High Performance Computing for a Smarter Planet

LIVE@SCO9: The IBM team discusses new innovations in hardware, software and services that help clients better understand their workloads and get insight from their R&D efforts. Technology demonstrations include the soon-to-be-released Power7 HPC processor, the DCS990 system with 2.4 petabytes of storage, the xCAT management tool, secure HPC cloud computing and more. Winners of two HPCwire Readers' and Editors’ Choice Awards! Take the IBM virtual tour at SC09 or more information go online to: http://www-03.ibm.com/systems/deepcomputing/sc09.html