The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing
Solution Providers
Blog: From the Editor
From the Editor | Main Blog Index
April 06, 2007
Anyone Know Where We're Headed?
One of the more exciting aspects of high performance computing today is that there is no real consensus on what it's going to look like in the next several years or how are we going to get there. Multicore/manycore seems inevitable, yet the software technology is years behind the hardware. Clusters seem unstoppable, but manycore will essentially give you a cluster on a chip. Hardware accelerators and heterogeneous computing promises the ultimate in performance and efficiency, but there's that darn problem of software again.
It would be diplomatic to say that all the different computer architectures will share a place in the future, but that's not usually the way it works out. Commodity clusters effectively killed custom processor-based supercomputers. Multicore technology sent single-core processors into the history books. Clusters and multicore processors became big at the expense of the architectures they replaced. Apparently, diversity has its limits in the marketplace.
Right now, there's a lot of architectural experimentation going on -- and not just in the labs. Vendors like Sun are fielding systems based on 8-core, 32-thread processors (T1 UltraSPARC); SiCortex is using MIPS cores and a novel interconnect topology to achieve impressive performance/watt numbers; SGI, Cray and others offer FPGA acceleration with some of their systems; and Cell processors, GPU cards and ClearSpeed boards are each being incorporated into commercial HPC systems to squeeze more FLOPS out of the machines.
For the future, Intel is prototyping 80-core processors for general-purpose computing, while AMD is making plans to integrate CPUs and GPUs on the same processor die.
What will the dominant HPC architecture be in the future and how will the software adapt? Or should the question be reversed? If you wonder about such things, this issue of HPCwire is worth a read. Each of our first three feature articles talks about how HPC hardware architectures and software could move forward -- or fail to do so.
Wake up and smell the software
ClearSpeed's John Gustafson pitches the idea that HPC software developers need to rethink how to code their applications for modern architectures. His article talks about the new realities that effect how software should be developed. Briefly, these realites are: processors and memory are cheap; memory bandwidth and software developers are expensive.
His contention is that, unlike in the past, it makes perfect sense to "waste" the abundant RAM and processing resources if it makes the applications more productive or just easier to program. Gustafson wonders, for example, why we obsess so much about processor utilization, instead of focusing on programmer utilization. His basic message is that we need to develop our algorithms in line with the realities of our architectures and the economics of software development.
What could be simpler?
If as Leonardo DaVinci said, "Simplicity is the ultimate sophistication," then Jud Leonard is on the right track. Our second feature article has Leonard, co-founder and CTO of SiCortex, arguing a different line of attack than Gustafson's. Leonard contends that rather than accepting the current limitations of today's hardware, we should be simplifying the system design to address those limitations. He says that for demanding HPC codes, we still need to be concerned with hardware efficiency, and we need to ensure that legacy codes run efficiently on our future systems.
The key to his approach is to simplify the system at every level (no heterogeneity here). This includes integrating the node's processing hardware as tightly as possible, flattening the inter-node communication network, and synchronizing the clocks of all the node processors. He disparages the current trend of using desktop-derived x86 processors in HPC, noting that this architecture is not well suited to technical computing.
What he describes is all very SiCortex-y, but the broader message is about how much system architects have compromised efficiency for the advantages of using commodity parts. According to Leonard, simplifying the architecture will not only make the machines more efficient, but will also provide a friendlier, more predictable environment for parallel programming.
Putting cores to work
A kinder, gentler parallel programming model is what our third feature article is about. PGI's Michael Wolfe wonders what we're going to do with all those cores that the hardware guys keep threatening us with. Wolfe recently attended two conferences, CGO (Code Generation and Optimization) and PPoPP (Principles and Practice of Parallel Programming), where multicore and parallel programming were understandably hot topics.
The conference discussions inspired him to share a few of his thoughts about the intersection between processor architectures and programming models. Some of the areas Wolfe talks about are transactional memory, GPGPU (which he seems to be lukewarm on), and parallel programming languages. As a compiler engineer, his bit-twiddling perspective provides some interesting insights on how different software approaches might deal with the coming core-quake.
Spring Break for HPCers
Finally, I'd be remiss if I didn't point out our special coverage of the High Performance Computing & Communications Conference (HPCC), which took place in Newport, Rhode Island this week. Our Newport HPCC Conference supplement section in this week's issue has a number of feature articles on the presentations as well as some other highlights from HPCwire contributing writer John E. West, who provided live play-by-play on the proceedings. Thanks John.
The HPCC Conference is in its 21st year and has established itself as the boutique HPC conference of the spring season. It's been held in Newport for so long that people just refer to it as the Newport Conference. John Miguel, the perennial conference organizer, has been heading the event ever since its inception in the 1980s. It's not a highly technical conference, nor is there a big emphasis on exhibitors -- just 16 this year. The event is more about finding out what's going on in the industry and what direction the federal government is taking with high-end computing.
"If you want a techie or trade show conference, you go to Supercomputing (SC) in November," Miguel told me. "Ours is more like a high-level retreat than a conference."
Every year he tells himself that maybe this will be the last conference. But people always come up to him afterwards and let him know they want to do it again next year. So as long as he can figure out how to pay for it, he says he'll keep the conference going.
-----
As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at editor@hpcwire.com.
Posted by Michael Feldman - April 6 @ 12:00AM
Sponsored Links
Appro Xtreme-X1 Supercomputer is Intel® Cluster Ready Certified
Appro adopts the Intel Cluster Ready program to help simplify deployment, usage and management of high performance computing clusters to achieve faster and more accurate time-to-results. Learn how.
Michael Feldman
Michael Feldman is the editor of HPCwire.
Recent Comments
The missing link by icehawk
Actually, they're both right by JohnWest
Education and HPC by $user.username
Dinosaur HPC by $user.username
Re: Anticipating the Fall: Application Performance Has Chased Multicore's Speed Right Over a Cliff by tuccillo
Re: Anticipating the Fall: Application Performance Has Chased Multicore's Speed Right Over a Cliff by $user.username
Re: Anticipating the Fall: Application Performance Has Chased Multicore's Speed Right Over a Cliff by $user.username
Innovation and $ by $user.username
Innovation vs innovation by $user.username
Innovation by $user.username
changes in the HPC market by $user.username
Feature Articles
The Week in Review
UPenn adds third state to nanowire storage; and UIUC is named the first CUDA Center of Excellence. John West recaps those stories and more in our weekly wrap-up.
Read More...
IBM Looks to Tap Massive Data Streams
Modern civilization is positively drenched in data, some of which needs to be dealt with in real time to be of any value. Businesses, especially in the financial industry, have long recognized this, and have been building custom systems to collect, analyze, and react to information as it is captured. IBM thinks the time is right to generalize these approaches into a new field of computing -- and a new business -- it calls stream computing.
Read More...
Gravity Attracts a GigE HPC Cluster
Not all supercomputing rides on InfiniBand or proprietary interconnects. For technical applications that decompose neatly into loosely-coupled threads, a big cluster with vanilla Gigabit Ethernet does just fine. The top Ethernet system on the TOP500 list -- at number 58 -- is the new ATLAS cluster at the Max Planck Institute for Gravitational Physics in Germany.
Read More...
Top Headlines
San Diego Gets Set for Storage Explosion
Jul 03 | Byte and Switch | The San Diego Supercomputer Center, which provides much of the core storage for the TeraGrid, is overhauling its 28 petabyte storage system to support tremendous data growth. Read more...
Intel's Gelsinger Predicts Intel Inside Everything
Jul 03 | ExtremeTech | Intel exec Pat Gelsinger said he sees the Intel Architecture permeating virtually every segment of computing, as the company's microprocessors expand into more and more cores. Read more...
A Massively Parallel Future
Jul 03 | Bangkok Post | The latest programmable GPUs are starting to steal application cycles from CPUs. Read more...
UCSD Researchers Identify Potential Bird Flu Drugs
Jul 02 | UC San Diego News Center | With the help of resources at the San Diego Supercomputer Center, UCSD scientists have isolated more than two dozen promising compounds from which new “designer drugs” might be developed to combat the avian flu virus. Read more...
Implementing Multi-Core: The Devil Is in the Detail
Jul 02 | Chip Design Magazine | Dual- and quad-core processors barely scratch the surface of the potential of multi-core systems. Read more...
Featured Whitepapers
New HPC White Paper: Star-P® Performance on IBM Linux Clusters
Jul 03 | | The paper explores some of the performance benefits of Star-P on commodity scalable systems such as IBM's Linux clusters based on multi-core Intel Xeon processors. The results demonstrate substantial performance gains with almost no programmer effort-roughly a 24-fold speed improvement for solving linear matrix equations. An overview of parallel computing with Star-P, a description of the performance test cases and description of IBM cluster configurations used for testing are also addressed.
Fast N-Body Simulation with CUDA C Compiler
Apr 17 | | An N-body simulation numerically approximates the evolution of a system of bodies in which each body continuously interacts with every other body, and it arises in many other computational science problems as well.
Improving Performance and Manageability for Seismic Processing and Imaging Applications with Parallel Storage
Jun 05 | | As pressure increases on the upstream seismic processing community to deliver ever-higher levels of productivity and efficiency, a new generation of storage solutions will be required that allow the maximum utilisation of high-performance computing (HPC) Linux cluster resources, together with the minimum of management overhead.
Multimedia
Podcast: Interview with Ben Bennett of ClearSpeed Technology
Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...
Blogs by Topics
Blogs by Author
- Michael Feldman
- Mike Bernhardt
- Debra Goldfarb
- Diane Lieberman
- Isaac Lopez
- Addison Snell
- Debbie Walsh
- Chris Willard
HPC Blogroll
- Computing Research Policy Blog
- InsideHPC
- Interconnects
- Reed's Ruminations
- Scalability.org
- StorageMojo
- Sun HPC Watercooler
Featured Events
-
July 14-17, 2008
WORLDCOMP'08 - The 2008 World Congress in Computer Science, Computer Engineering, and Applied Computing
Las Vegas , Nevada
USA
-
October 05-07, 2008
Harvard Biomed HPC Leadership Summit 2008
Boston , MA
USA