HPCwire: Startup Delivers Technology to Boost Memory Capacity

The Leading Source for Global News and Information Covering the Ecosystem of High Productivity Computing

Leading HPC
Solution Providers

HPCwire >> Topic >> Deprecated Topics

March 07, 2008

Startup Delivers Technology to Boost Memory Capacity

by Michael Feldman , HPCwire Editor

For some time there has been a growing disparity between processor power and memory capacity. As processors and systems have become more computationally dense, memory capacities have been growing more slowly. This has been less of an issue in PCs, where both compute power and memory are relatively abundant, but as high performance computing, virtualization, and large transactional databases take hold in the datacenter, memory has increasingly become the bottleneck to system performance. While lack of memory bandwidth may be the ultimate constraint for maximum CPU performance, for memory-constrained applications, sufficient RAM is required just to get past the formidable disk bottleneck.

Unfortunately scaling memory is not nearly as simple as scaling processing power. An economic discontinuity exists in the DRAM market. While 1 Gbit DRAM chips cost around $3, a 2 Gbit DRAM chips cost $30 to $50 dollars. And since commodity systems with DDR2 memory controllers are designed with only a limited number of DIMMs (which themselves contain a fixed number of DRAM chips), the only way to get more memory is to go with the outrageously expensive 2 Gbit chips. Since the memory controllers are designed to talk with a limited number of DRAMs, this effectively limits affordable capacity.

But MetaRAM, a 2-year-old fabless semiconductor startup, is attempting to change the game. Last week, the company unveiled a new product line that is able to aggregate 1 Gbit DRAMs so as to increase affordable main memory by a factor of two to four. The 34-person company has developed new memory technology -- called MetaSDRAM -- that allows 8GB and 16GB DIMMs to be built from low-cost 1 Gbit memory components. According to the company, a four-socket server can be populated with 256 GB of MetRAM memory for only $50,000. Using conventional DDR2 memory, this same system would cost $500,000 -- $480,000 of which is just DRAM.

The new MetaRAM device contains a special chipset that virtualizes the 1 Gbit components so that a DDR2 memory controller thinks its talking with 2 Gbit or 4 Gbit DRAMs instead of multiple 1 Gbit DRAMs. (Fortunately, the memory controllers aren't smart enough to know that 4 Gbit DRAMs don't even exist yet.) Internally, the 1 Gbit DRAMs think they're talking directly with the memory controller. The chipset in the middle contains the smarts to do the needed DDR2 protocol translations and keep the memory accesses coherent.

"So we look like a DRAM to the memory controller, and a memory controller to the DRAM," says Suresh Rajan, MetaRAM VP Marketing.

Rajan and CEO Fred Weber founded MetaRAM in January 2006 with the idea of leapfrogging the "memory capacity gap." Weber, a former CTO at AMD who helped drive the 64-bit x86 revolution at his former company, saw the new opportunity in the processor-memory disparity and decided that the growth of Web 2.0, datacenter virtualization, and high performance computing were going to create a large demand for x86-based systems with much larger memory footprints. In the HPC realm, memory-hungry applications in aerospace/automotive, financial services, digital content creation and rendering, oil and gas exploration, and semiconductor design and simulation would especially benefit from lots of RAM.

"Where this really gets exciting is that we can build very powerful clusters at very affordable prices to solve problems that are memory bound," says Rajan. "Obviously some applications are compute bound, but others are memory bound, and for the latter, this is a great technology."

The first two MetaRAM products announced are the 8 GB and 16 GB R-DIMMs. The 8 GB chipset is currently in full production and is available for $200 , while the 16 GB is qualified, but not yet in production, and will be priced at $450. Hynix Semiconductor and SMART Modular Technologies have partnered with MetaRAM to produce the memory modules for system vendors. Hynix is a large semiconductor manufacturer with relationships with many of the tier one OEMs; SMART Modular is focused on the tier two players, plus system builders and other channel customers.

Server/cluster vendors that are currently committed to carrying the first 8GB DIMMs include Appro, Rackable, Colfax International and Verari. System availability is expected in Q1 of this year, that is, any day now. Rajan says they're talking with all the usual HPC system vendors, and he says we can anticipate more OEMs to announce MetaRAM support at some point. He notes that they currently have a working eight-socket Opteron Sun machine in-house with 512 GB of MetaRAM memory.

Some OEMs might be resistant to offering high-memory servers at commodity pricing, since this might cut into their high-end server margins. But if more system vendors offer MetaRAM-based systems, it would be difficult for their competitors to resist, especially in the highly price-sensitive x86 server market.

The MetaRAM chipset is plug compatible with any DDR2-compliant memory controller and has been qualified for both Opteron and Xeon chipsets. Currently, the MetaRAM hardware will end up mostly in AMD Opteron-based systems, since DDR2 memory controllers are standard issue there. Intel's relatively new 5100 MCH chipset also supports DDR2, and as time passes, more Intel chipsets are likely to switch from the power-hungry, higher latency FB-DIMMs, to parallel DDR2 memory. The original idea behind the FB-DIMM was also to provide higher capacity memory, but high power usage, added latency and chipset inflexibility have proven barriers for more widespread industry adoption.

The MetaRAM technology had to overcome a few challenges as well. The chipset does add some additional latency compared to directly connected DDR2 memory. But according to MetaRAM tests, latency increases only a percent or two in a four-socket system -- much less than an FB-DIMM. For memory-bound applications, the company expects any small rise in latency to be dwarfed by an average increase of between 20 and 30 percent in overall performance.

The biggest hurdle that the MetaRAM had to address was power usage. By doubling or quadrupling the number of 1 Gbit DRAMs on the DIMM and adding the extra chipset, they had to find a way to keep power usage in the same neighborhood of a low-memory DIMM. This is accomplished via their "WakeOnUse" technology, which sends power only to DRAM elements that are being accessed, while putting the rest of memory to sleep. It's a little like turning the lights on in a house as someone walks from room to room, while switching off the lights in the remainder of the house. Rajan claims this yields about 30 percent greater power-efficiency on a watts per gigabyte basis.

According to Weber and Rajan, the MetaRAM technology accelerates affordable memory capacity by two to four years, and will ride commodity memory to stay ahead of the curve. While 1 Gbit DRAMs currently represent the best price-capacity memory today, by 2010, 2 Gbit DRAMs will be the volume solution, and by 2013, 4 Gbit devices should start to show up. MetaRAM also intends to modify the chipset to support DDR3 memory, when that technology goes mainstream.

"I think for the next five to eight years, we see a clear path ahead of us," says Rajan. "It is our belief as time progresses that our technology will become more and more critical for the server market."

Article Tools

Share & Save Options

Discussion

There are 0 discussion items posted.

Join the Discussion

You must be a registered user in order to comment on HPCwire stories.

Members enjoy:

	Access to Special Content, including Podcasts, Webcasts, and Whitepapers and more!
	Ability to take an active role in the discussions that are shaping the HPC technology discipline!
	Special offers available only to HPCwire members!

Become a Registered User Today!

Registered Users Log in Here to Comment

Email Address:	Password (case sensitive)

Remember me	Forgot Password?

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Feature Articles

John Gustafson Jumps Into CEO Role

Last week, HPC veteran John Gustafson was named CEO of Massively Parallel Technologies (MPT), a developer of HPC acceleration technology. Using funding from about 300 private shareholders, the Colorado-based company is in the process of commercializing technology that aims to dramatically enhance the performance and utility of high performance computing clusters. Similar to his previous engagements at Sun Microsystems and ClearSpeed Technologies, where he worked on cutting-edge technology programs, Gustafson joins his new company with the goal of introducing a game-changing product into the HPC market.
Read More...

Reflections on The Newport Conference -- HPCC-08

The National High Performance Computing & Communications (HPCC) conference took place in Newport, Rhode Island, at the end of March. It's a very intimate event that is purposely limited to no more than 120 attendees. While the conference always has some interesting and timely presentations, this event is really about networking and lively interaction between HPC insiders.
Read More...

The New Science of Visual Analytics

When Jim Thomas set out to find new ways to deal with the mountains of information our society generates, he didn't just create a new organization, he created a new science. In this article we'll take a look at how the National Visualization and Analytics Center is transforming the problem of finding needles in haystacks into an opportunity for a more secure future.
Read More...

Read more HPCwire features...

Top Headlines

Google Surpasses Supercomputer Community, Unnoticed?

May 21 | CircleID | Today, Google has perhaps 20 to 100 petaflops of processing power in their distributed infrastructure, but the supercomputing community pays little attention to the massive computing platform. Read more...

The Human Side of 3D Design

May 20 | Design News | Digital human modeling software is helping companies evaluate ergonomic and safety factors further upstream in the development process. Read more...

Practical, Scalable Quantum Logic Gate Demonstrated

May 20 | Semiconductor International | Engineers and physicists from Stanford University and the University of California at Santa Barbara have demonstrated what they term “the potential progenitor” of a basic component of quantum computers — a practical, scalable logic gate that enables the interaction of two photons. Read more...

Itanium Supporters Remain Optimistic

May 19 | vnunet.com | Supporters of Intel's Itanium platform are hoping that the server chip will finally take off this year. Read more...

Parallel Processing Calls for a Fortress Mentality

May 14 | InfoWorld | Sun Microsystems is taking the lessons learned from Java and applying them to the application development challenges of the high performance computing realm. Read more...

Read more headlines...

Multimedia

Podcast: Interview with Ben Bennett of ClearSpeed Technology

Today, HPC organizations are requiring substantially more floating point performance to solve real-world problems. In this podcast, Ben Bennett, ClearSpeed General Manager, discusses how acceleration technology can improve the overall performance of standard x86-based systems...