Visit additional Tabor Communication Publications
December 16, 2005
Xilinx, Inc. has announced the 8.1i release of its Integrated Software Environment (ISE) design tool suite, which features the new ISE Fmax technology with enhanced physical synthesis capabilities to improve performance and timing closure for both the Virtex-4 and Spartan-3 architectures. Using ISE 8.1i software, designers can boost performance by an average of 10 to 37 percent as compared to previous ISE releases and up to 70 percent over competing solutions using Virtex-4 FPGAs. ISE 8.1i also delivers enhancements to its partial reconfiguration technology, enabling lower cost, size and power consumption.
Offering an average of a speed grade in cost savings from the previous ISE version, the new features are aimed at strengthening Xilinx solutions for high-performance system design, including designs that feature embedded processing, digital signal processing (DSP) and advanced connectivity protocols. According to Xilinx, because of the use of advanced physical synthesis capabilities in the ISE tools, designers can maximize performance throughput, accelerate time to market, and reduce overall development costs. In addition, features such as ChipScope Pro 8.1i in-silicon debug integration and more robust partial reconfiguration support further drive down development time and system costs.
"We are constantly working with designers to solve their key challenges -- timing closure, cost and systems-design complexity. ISE 8.1i addresses these with advanced design compilation optimizations, delivering substantial automated Fmax improvements and offering intuitive new interface features," said Bruce Talley, vice president of the Design Software Division at Xilinx. "Designers now have more certainty of meeting system performance, functionality and cost targets for their end products."
The new ISE Fmax technology employs new algorithms to improve the results of physical synthesis and logic optimization resulting in up to a 70 percent performance advantage for Virtex-4 FPGAs over competing devices. ISE Fmax Technology includes a full set of features for design retiming, timing-driven packing and placement, performance evaluation and post-placement logic optimization. The ISE Xplorer utility, included with the latest release, is a script that helps designers evaluate and optimize the Virtex-4 and Spartan-3 FPGA performance, delivering an average of 10 percent improvement over previous releases for timing driven designs. ISE 8.1i offers a performance evaluation mode that delivers a 37 percent out-of-the box performance improvement for designs without timing constraints.
ISE Fmax technology is complementary to synthesis optimizations from Synplicity and Mentor Graphics. The combination of synthesis and ISE Fmax technologies enables users to meet stringent timing goals.
"The new ISE 8.1i software in combination with the Synplify Pro synthesis products give Xilinx FPGA designers an advantage when pushing timing performance," said Jeff Garrison, director of marketing for FPGA Products at Synplicity, Inc. "We continue to work closely with Xilinx to ensure that our newest technologies, such as our Graph-based physical synthesis recently introduced in our Synplify Premier product, interface with ISE software to deliver the fastest timing closure for the entire line of Xilinx FPGAs."
"The tight integration of Mentor Graphics advanced Precision Synthesis solution into the Xilinx ISE 8.1i release opens up the best features of both environments for our mutual customers," said Simon Bloch, general manager, Design Creation and Synthesis Division, Mentor Graphics. "The customer-proven design analysis technology in Precision Synthesis, which delivers the right balance of automated/interactive optimizations and user control, now complements the industry-leading Xilinx Fmax Technology available in ISE 8.1i."
With the 8.1i release, Xilinx has added a new methodology to enhance its partial reconfiguration solution. Partial reconfiguration reduces system cost, size, device count, and power consumption, useful for a wide variety of applications, such as Software Defined Radio (SDR) and high performance computing. Designers can now dynamically load different hardware configurations into the same area of the FPGA while the rest of the device continues running. This real-time dimension to programmability builds upon field upgradeability and multi-boot approaches that have enabled many Xilinx customers to boost system reliability with real-time diagnostics, lower field service costs and extend the lifespan of existing products in the marketplace.
ISE 8.1i offers 37 percent faster push button in the performance evaluation mode, enabling evaluation of designs without need for constraints. ISE 8.1i also offers support for dual-core CPU workstations, enabling faster compile times and parallel processing of design jobs across multiple CPU cores. These capabilities are further bolstered by XPower, a power analysis solution, improved web analysis capabilities in WebPower Tools 8.1i, and new power optimized routing technology. ISE 8.1i Project Navigator and integrated ISE Simulator tool offer a new intuitive Windows XPTM look and feel on all platforms.
The release of ChipScope Pro 8.1i provides an integrated debug solution -- up to 50x times faster than simulation. The ChipScope Pro core resource estimator enables users to explore on-chip debug and verification options such as trigger width, sample depth, and advanced capabilities such as trigger sequencing and storage qualification to determine the optimal trade off between on-chip visibility and FPGA resource allocation.
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
May 23, 2013 |
The study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.