Visit additional Tabor Communication Publications
December 15, 2006
The bull's-eye solution to the semiconductor industry's hunt for more exact means to measure the relative positions of ever-tinier devices squeezed by the millions onto silicon chips might be new types of targets, and not expensive new equipment, according to modeling studies by the National Institute of Standards and Technology (NIST).
If the counterintuitive findings hold up, the industry could continue to rely on the high-throughput optical equipment it now uses to align level after level of intricate circuitry patterns -- even as the size of individual devices drops well below 50 nanometers. This would spare chip makers of the challenge and extra cost of switching to more complex technology for so-called overlay measurements.
During chip production, instruments measure distances between selected lines on one target on one chip layer, and corresponding lines on another target on the layer immediately above. These measurements are used to determine the size of the offset between levels. A state-of-the-art microprocessor chip could have 28 levels, and the relative position of any two targets must be determined with a precision of only a nanometer or two. Because the dimensions of chip features are already dwarfed by the wavelength of visible light, many suspect that the industry's bag of technological tricks for extending conventional optical measurement methods will be exhausted within the next few rounds of miniaturization.
"Alternative tools -- such as atomic-force microscopes -- would provide the required resolution, but they are slower and are not likely to be as cost effective as the rapid, non-destructive optical techniques already used for overlay measurements," explains NIST physicist Richard Silver. Silver and colleagues explored improved designs for the targets, or benchmark reference patterns, used to check the precision and accuracy of overlay measurement equipment.
The target patterns investigated in the NIST modeling studies are the nanotechnology equivalent of slightly overlapping picket fences. Together, the two sets of densely arranged nanoscale lines and grooves create a hybrid target that strongly reflects light, creating an image measurable with a conventional optical microscope. The individual sets of lines are so dense that no individual optical image of the lines occurs, yet the combined superstructure results in the new unique optical pattern. The intensity patterns of the reflected light are unique to the combination, and the patterns are easily analyzed to determine the relative position of the lines that make up the pattern. In the modeling studies, feature sizes ranging from 10 nm to 50 nm were positioned as close as 100 nm apart, beyond the theorized limits of resolution.
As important, says Silver, the combined pattern greatly magnifies -- by better than 40 times -- the size of the overlay offset between layers. An article describing the pattern design and modeling results has been submitted to Optics Letters. Responding to immediate interest from the semiconductor industry, NIST is working with the partners to fabricate prototype targets with the new geometry.
Source: National Institute of Standards and Technology
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
May 23, 2013 |
The study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.