Visit additional Tabor Communication Publications
March 09, 2007
Quick quiz. Who recently said the following quote and to whom were they referring?
"I'm sick and tired of being pushed around by a competitor that doesn't understand the rules of fair and open competition."
1. Microsoft CEO Steve Balmer talking about Google
2. Donald Trump talking about Rosie O'Donnell
3. AMD Executive VP Henri Richard talking about Intel
4. Everyone on Survivor talking about everyone else on Survivor
You're right if you answered number three. (If you guessed number one, I'll give you points for mind-reading, but he never actually uttered the words aloud.) In truth, Henri Richard never explicitly mentioned Intel, since within AMD their rival is usually just referred to as "the competition," "the other," or more simply, "Beelzebub."
If AMD seems to be defensive these days, it's understandable. In the midst of a price war with Intel, AMD has seen its profits and stock prices decline substantially over the past six months. More recently the company has struggled to keep its distribution channel supplied with chips, causing AMD to admit that it will miss its original Q1 2007 revenue goals.
Better days may be ahead. With the ATI merger behind it, AMD expects its new graphics cards and upcoming Barcelona quad-core Opteron to propel the company out of the doldrums.
The Henri Richard quote from above was part of a preamble to last Wednesday's AMD press/analyst briefing, which included, among other things, a demonstration of a 'Teraflop in Box' prototype system.
Whether or not the AMD-based teraflop machine was meant to counter the media frenzy surrounding the 80-core teraflop Intel processor is debatable. But Richard did refer to other "teraflop computing products that may come to market five years from now," noting that AMD knows how to do teraflop computing today.
The demonstrated benchmark used a multiply-add (MADD) calculation to achieve the teraflop mark. Interestingly, AMD also demonstrated using the GPU-based machines to achieve a 20x - 40x speedup (compared to a typical CPU platform) on the real-world Folding@Home application, which performs computationally intensive simulations of protein folding. No numbers were provided for the actual levels of sustained performance achieved.
Although both AMD's and Intel's teraflop systems are prototypes, AMD used actual production chips in its machine, so presumably an OEM could bring a real product to market this year. The showcased AMD-equipped system contained an Opteron processor and two R600 graphics cards. The R600 graphics card is technically not in production yet, but is expected to be launched in Q2 of this year. As you might have guessed, most of the teraflop number crunching comes from the graphics cards. The R600 is one of the new species of GPU devices which can be targeted for stream computing, a type of workload that can be applied to a variety of high performance computing applications.
AMD is not alone in producing high-end graphics devices that double as general-purpose stream processors. Just this week, NVIDIA released its latest high-end Quadro cards, which were also designed to support GPU stream computing. Intel's much-rumored Larabee GPU program may produce some real devices as early as next year, bringing a third offering to the graphics table. The competition is just getting started.
As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at firstname.lastname@example.org.
Posted by Michael Feldman - March 08, 2007 @ 9:00 PM, Pacific Standard Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.