Visit additional Tabor Communication Publications
April 06, 2007
One of the more exciting aspects of high performance computing today is that there is no real consensus on what it's going to look like in the next several years or how are we going to get there. Multicore/manycore seems inevitable, yet the software technology is years behind the hardware. Clusters seem unstoppable, but manycore will essentially give you a cluster on a chip. Hardware accelerators and heterogeneous computing promises the ultimate in performance and efficiency, but there's that darn problem of software again.
It would be diplomatic to say that all the different computer architectures will share a place in the future, but that's not usually the way it works out. Commodity clusters effectively killed custom processor-based supercomputers. Multicore technology sent single-core processors into the history books. Clusters and multicore processors became big at the expense of the architectures they replaced. Apparently, diversity has its limits in the marketplace.
Right now, there's a lot of architectural experimentation going on -- and not just in the labs. Vendors like Sun are fielding systems based on 8-core, 32-thread processors (T1 UltraSPARC); SiCortex is using MIPS cores and a novel interconnect topology to achieve impressive performance/watt numbers; SGI, Cray and others offer FPGA acceleration with some of their systems; and Cell processors, GPU cards and ClearSpeed boards are each being incorporated into commercial HPC systems to squeeze more FLOPS out of the machines.
For the future, Intel is prototyping 80-core processors for general-purpose computing, while AMD is making plans to integrate CPUs and GPUs on the same processor die.
What will the dominant HPC architecture be in the future and how will the software adapt? Or should the question be reversed? If you wonder about such things, this issue of HPCwire is worth a read. Each of our first three feature articles talks about how HPC hardware architectures and software could move forward -- or fail to do so.
Wake up and smell the software
ClearSpeed's John Gustafson pitches the idea that HPC software developers need to rethink how to code their applications for modern architectures. His article talks about the new realities that effect how software should be developed. Briefly, these realites are: processors and memory are cheap; memory bandwidth and software developers are expensive.
His contention is that, unlike in the past, it makes perfect sense to "waste" the abundant RAM and processing resources if it makes the applications more productive or just easier to program. Gustafson wonders, for example, why we obsess so much about processor utilization, instead of focusing on programmer utilization. His basic message is that we need to develop our algorithms in line with the realities of our architectures and the economics of software development.
What could be simpler?
If as Leonardo DaVinci said, "Simplicity is the ultimate sophistication," then Jud Leonard is on the right track. Our second feature article has Leonard, co-founder and CTO of SiCortex, arguing a different line of attack than Gustafson's. Leonard contends that rather than accepting the current limitations of today's hardware, we should be simplifying the system design to address those limitations. He says that for demanding HPC codes, we still need to be concerned with hardware efficiency, and we need to ensure that legacy codes run efficiently on our future systems.
The key to his approach is to simplify the system at every level (no heterogeneity here). This includes integrating the node's processing hardware as tightly as possible, flattening the inter-node communication network, and synchronizing the clocks of all the node processors. He disparages the current trend of using desktop-derived x86 processors in HPC, noting that this architecture is not well suited to technical computing.
What he describes is all very SiCortex-y, but the broader message is about how much system architects have compromised efficiency for the advantages of using commodity parts. According to Leonard, simplifying the architecture will not only make the machines more efficient, but will also provide a friendlier, more predictable environment for parallel programming.
Putting cores to work
A kinder, gentler parallel programming model is what our third feature article is about. PGI's Michael Wolfe wonders what we're going to do with all those cores that the hardware guys keep threatening us with. Wolfe recently attended two conferences, CGO (Code Generation and Optimization) and PPoPP (Principles and Practice of Parallel Programming), where multicore and parallel programming were understandably hot topics.
The conference discussions inspired him to share a few of his thoughts about the intersection between processor architectures and programming models. Some of the areas Wolfe talks about are transactional memory, GPGPU (which he seems to be lukewarm on), and parallel programming languages. As a compiler engineer, his bit-twiddling perspective provides some interesting insights on how different software approaches might deal with the coming core-quake.
Spring Break for HPCers
Finally, I'd be remiss if I didn't point out our special coverage of the High Performance Computing & Communications Conference (HPCC), which took place in Newport, Rhode Island this week. Our Newport HPCC Conference supplement section in this week's issue has a number of feature articles on the presentations as well as some other highlights from HPCwire contributing writer John E. West, who provided live play-by-play on the proceedings. Thanks John.
The HPCC Conference is in its 21st year and has established itself as the boutique HPC conference of the spring season. It's been held in Newport for so long that people just refer to it as the Newport Conference. John Miguel, the perennial conference organizer, has been heading the event ever since its inception in the 1980s. It's not a highly technical conference, nor is there a big emphasis on exhibitors -- just 16 this year. The event is more about finding out what's going on in the industry and what direction the federal government is taking with high-end computing.
"If you want a techie or trade show conference, you go to Supercomputing (SC) in November," Miguel told me. "Ours is more like a high-level retreat than a conference."
Every year he tells himself that maybe this will be the last conference. But people always come up to him afterwards and let him know they want to do it again next year. So as long as he can figure out how to pay for it, he says he'll keep the conference going.
As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at firstname.lastname@example.org.
Posted by Michael Feldman - April 05, 2007 @ 9:00 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Jun 13, 2013 |
Titan, the Cray XK7 at the Oak Ridge National Lab that debuted last fall as the fastest supercomputer in the world with 17.59 petaflops of sustained computing power, will rely on its previous LINPACK test for the upcoming edition of the Top 500 list.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.