Visit additional Tabor Communication Publications
May 04, 2007
The current obsession with energy-efficient FLOPS in high performance computing systems has created a diversity of solutions in the last few years. The Cell processor and GPUs have been getting a lot of attention from the media, including yours truly. By offering hundreds of gigaflops at Wal-Mart prices, vendors and do-it-yourself HPC users are being tempted to experiment with these latest commodity accelerators.
With this as a backdrop, ClearSpeed has the unenviable task of offering floating point accelerators at $8000 a pop. Since high performance computing is the only market to which they aspire, the company lives in the relative anonymity of the HPC world. Not having the market breadth or sexiness of Cell processors, GPUs or FPGAs, ClearSpeed coprocessors are promoted on their technical prowess. If this were "Survivor," ClearSpeed would have been kicked off the island a year ago. Fortunately this is reality IT, not reality TV.
Since the company was unveiling its new PCI Express-capable Advance board this week, along with some SDK and math library upgrades, I took the opportunity to get an update about the company's strategy to compete in a commodity-dominated industry. If you want to know more about ClearSpeed's new offerings, read their press release in this issue.
ClearSpeed does have an interesting tale to tell. One of the advantages of not being a commodity solution is not having to worry about consumer applications like PlayStations or PCs. ClearSpeed designs its coprocessors specifically for floating point speed and energy efficiency. In doing so, the company maintains it has the best performance/watt in the industry and it intends to keep that lead indefinitely.
What ClearSpeed offers today is a dual-coprocessor Advance board that tops out at 55 gigaflops (using a double-precision matrix multiplication benchmark). Each 10-watt CSX600 coprocessor provides 27.5 gigaflops, yielding 2.75 gigaflops/watt.
Compared to their commodity brethren, this might not seem like such a great feat. The latest NVIDIA GeForce 8800 GTX achieves 518.4 Gigaflops with 177 watts, yielding 2.93 gigaflops/watt. But the gigaflops in this case are single-precision FLOPS and are calculated for shader processing. Since there is no double-precision GPU on the market today (NVIDIA says it intends to offer one later this year), the comparison with the ClearSpeed offering is not yet relevant. AMD also has also not yet released a double-precision GPU product.
The Cell processor has a double-precision capability, but it's only a tenth or so of its single-precision performance. IBM is promising a much more capable double-precision version soon. Even the current version of the Cell processor provides a respectable 14.6 gigaflops of double-precision matrix multiplication with just 80 watts. This yields 0.18 gigaflops/watt, but that's less than a tenth of the performance of ClearSpeed's hardware.
FPGAs are another possibility for floating point. In general though, there's not enough real estate on the current implementations to allow for a lot of double-precision logic. At the present level of technology, you can squeeze between five to fifteen gigaflops on a single chip. But laying out the circuits to even do this requires a good deal of FPGA programming smarts. That doesn't keep HPC enthusiasts from trying though.
The fact that the CSX600 coprocessor is built on a 130nm process technology, while the GPUs, Cell chips, and the majority of FPGAs are built on 90nm, attests to ClearSpeed's skill in churning out the FLOPS with a relatively slow clock. The CSX600 contains 96 processing cores, which run at a rather modest 210 MHz.
Another advantage of the ClearSpeed coprocessors is accuracy. While no commercial FP device is fully "conformant" to the IEEE 754 floating point specification, ClearSpeed is compliant with the rounding conventions. On the other hand, while the Cell and GPUs are compatible with IEEE 754 floating point numerical formats, they don't do 754-type rounding. Values are just truncated in the hardware.
"When you think about their [GPUs and Cell processors] design criteria, which is to put pixels on a screen, whether it's for a Sony PlayStation or for graphics on a computer, it was certainly sufficient," explained Peter ffoulkes, ClearSpeed's Director of Outbound Marketing. "But it's not sufficient when you're looking at some of the math applications, particularly for double-precision and high accuracy types of applications. When Cell and GPUs go to 64 bits, they may well chose to implement more of the IEEE 754 specification."
"Even if they do implement everything properly, we feel that we're going to have a substantial advantage in performance/watt," ffoulkes added. "They won't be able to get anywhere near [us]."
Hooking coprocessors into standard x86 servers can yield an interesting type of efficiency. ClearSpeed points out that by adding floating point horsepower in a server using a single Advance board, they were able to demonstrate a power reduction in the x86 component that made up for a significant chunk of the board's power consumption. In essence they were able to realize an extra 34 gigaflops of performance with just 6 additional watts of power compared to the base system -- in this case an HP server with dual-core Xeon processors. Presumably this happened because the the Xeons could run a lot cooler once relieved of their floating point duties.
The company calls this the "Top Up" perspective, which sounds like a marketing ploy, but it does point to an extra efficiency that can be gained from accelerator add-ons. It's comparable to the sort of synergy you get with gas-electric hybrid cars, where the electric component improves the efficiency of the gas engine. After spending close to $50 to put 12 gallons into my car, I kind of wish ClearSpeed would start designing automobiles. High performance ones of course.
As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at email@example.com.
Posted by Michael Feldman - May 03, 2007 @ 9:00 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
May 23, 2013 |
The study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.