From the Editor | Main Blog Index
December 14, 2007
It wasn't easy being AMD for the last 12 months. By any measurement, 2007 was a miserable year for the company. Its stock, profits, market share and reputation have all taken a beating at a time when the company had expected to be using its quad-core processors to run rings around arch-rival Intel. Starting with losing its exclusive x86 relationship with Sun Microsystems in January to botching the Barcelona production ramp in November and December, nothing seemed to go right for AMD in 2007.
A lot of the company's current troubles were set in motion by events in 2006, when Intel began its full court offensive against its smaller rival. By aggressively introducing new x86 product lines in the latter half of 2006 and by lowering chip prices, Intel started regaining market share, especially in the server space, which it had been losing to AMD since the introduction of the dual-core Opteron in 2005. In November 2006, Intel introduced the first x86 quad-core processors, beating AMD by almost a full year.
After AMD acquired ATI in October 2006, the effort of bringing the graphics chipmaker into the fold seemed to throw the chipmaker off its game. Now that it was delivering both CPUs and GPUs, AMD had to face the dual rivalry of Intel and NVIDIA. Over the ensuing 12 months, the company lost its x86 mojo.
When Sun Microsystems decided to form an alliance with Intel in January 2007 and introduce Xeon-based servers alongside its Opteron-based servers, AMD didn't really suffer much in the deal, but it symbolized the loss of the Opteron's momentum that had been in force since AMD first introduced the 64-bit x86 architecture in 2003. Soon after the Sun defection, Intel unveiled its 45nm processor technology, announcing its intent to introduce the new technology into commercial products later in 2007. The company made good on its plans, introducing the first 45nm Penryn chips in November, at a time when AMD was just starting to ship its first 65nm Opterons.
Meanwhile AMD's plans to leverage ATI graphics chips for the high performance technical computing market were being outflanked by NVIDIA. Both companies announced initial GPGPU product offerings in 2006, but only NVIDIA brought a coherent product to market in 2007, with their CUDA programming environment and Tesla devices for high performance computing.
While Intel was flexing its quads in 2007, AMD kept itself busy nudging the ship date out for its initial "Barcelona" Opterons, which were originally scheduled to be delivered in mid-2007. When the quad Opterons were finally introduced in September, their relative speed and performance, compared to Intel's latest chips, didn't match the hype AMD had been feeding the industry over the past year. In the ensuing weeks, there were reports that AMD was having trouble meeting demand for the new quad-core processors. Rumors of chip yield problems abounded.
Which brings us to this week.
With the new Opteron chips shipping for three months, it was revealed that a bug related to the operation of the translation lookaside buffer (TLB) was found back in November by AMD. The bug (Erratum 298) affects the integrity of the data cache under certain circumstances. Apparently, this is most serious in commercial enterprise applications that use virtualization technology. At some point, the company decided to stop shipping Barcelona parts into the channel and to most system manufacturers. The end result is that the quad-core Opteron ramp-up won't take place until Q1 2008, when they'll have a fix for the bug in silicon. To add insult to injury, since the chips are no longer "generally available," the Standard Performance Evaluation Corporation (SPEC) benchmarks associated with the quad-core Opteron will be removed from the SPEC website.
However, thousands of quad-core Opterons were delivered to high performance computing installations. Mercury Research reported 39 thousand quad-core Opteron chips were shipped in the third quarter. The Ranger supercomputer installation at the Texas Advanced Computing Center (TACC), alone, has 16 thousand of them. Since the TLB bug can be addressed with either a BIOS fix or a Linux kernel patch, presumably one or the other will be used at these sites to get around the problem. The BIOS fix comes with a 5 to 20 percent performance penalty, while the Linux workaround is said not to impact performance. In general though, most OEMs would be loathe to ship an uncertified patched OS kernel, but things work a little differently in big HPC deployments, where there's a more intimate relationship between the system suppliers and the user.
According to the folks at TACC, the Opteron bug is not impacting the new Ranger supercomputer installation. The deployment there is now in full swing. Early users are being brought up on the system this week, with full production slated for next month. No word on which fix they used for the TLB problem.
Cray is moving forward on its Opteron-based supercomputer deployments as well. Apparently they chose to use the Linux workaround to avoid the TLB bug. "[O]ur early performance tests show that there is virtually no performance impact when using the Linux operating environment software," stated Cray CEO Peter Ungaro. "In cooperation with AMD, we are running more tests and working closely with our early quad-core customers to determine delivery plans."
Presumably, smaller HPC cluster deployments from vendors like HP, IBM, Dell, and Sun using the new quad Opterons with vanilla Linux won't take place until new silicon is shipped in 2008. Bad news for HPC customers and AMD's revenue. But hey, as anyone in the chipmaking business knows, errata happens. While I believe the new quad-core Opterons are great processors technically, overall product execution will determine the commercial success of the product. Because of the delayed production, it's likely we won't see volume deployments of quad-core Opteron-based clusters until next spring.
If all that weren't bad enough, on Wednesday AMD filed a Material Impairments document with the SEC, stating that the company will take a "goodwill impairment charge" related to the ATI acquisition. In English, this means the company is admitting it paid too much for ATI and is going to take a substantial write-down in the current quarter to reflect what it believes is now the real value of the ATI business. The dollar value will be decided in the next few days.
On Thursday morning, AMD held a financial analysts meeting to explain the current state of the company and the future business strategy. In the meeting, the AMD execs portrayed the their situation with the "glass half full" metaphor, noting that from Q1 to Q3 the company has improved its average selling prices and gross margins, and moved ahead in the mobile market. They also managed a successful transition to the 65nm process technology and launched the 600 series GPUs. But how could "half full" apply to a year in which the company did not turn in a profitable quarter, had its stock lose more than a third of its value, and had its server market share drop from 26 percent to 13 percent? One might ask what a "glass quarter full" year would be like.
Much of the recent analyst and investor angst is, of course, about the debacle of the quad-core Barcelona launch. But AMD president and chief operating officer Dirk Meyer tried to play down the importance of the recent Opteron problems. He rejected the notion that the company needs to have the highest performing CPU in the market to ensure its success. "The prevailing wisdom is wrong," declared Meyer. "The lion's share of the market opportunity isn't looking for the highest performing CPU. They're looking for value, energy efficiency, great visual performance, and affordable Internet connectivity."
An aggressive product map in 2008 will focus on what AMD considers the volume and revenue sweet spots: the desktop, notebook, mobile and HDTV markets. The company is going to devote particular attention to the commercial desktop and notebook space, where they see a large revenue opportunity. AMD plans to leverage its CPU and GPU chips to build platforms targeted at all these markets.
As far as the enterprise and HPC space goes, AMD claims it will not let Intel claim the high ground for the x86. "Hell no," replied Mario Rivas, AMD executive vice president of the Computing Products Group, when asked if the company was going to cede the high end to its bigger rival. In mid-2008, AMD plans to introduce "Shanghai," the 45nm generation of the quad-core Opteron. However, since the 65nm Opterons won't ship in volume until late Q1 or early Q2, a new 45nm product line in Q3 would bump against the previous generation just as it was (hopefully) starting to generate some momentum. Maybe they have a pricing strategy that will allow both products to move forward in parallel for a while, but it seems like competition from Intel's 45nm Xeon processors is going to force them to ditch the 65nm Opteron chips before too long -- assuming they roll-out the 45nm technology on schedule.
Right now, AMD's number one priority for 2008 is to return to profitability. Since they've identified the volume markets as the way to do that, their Opteron platform is bound to get relatively less attention. How that plays out for the high performance computing market should be one of the more interesting developments to watch in 2008.
-----
As always, comments about HPCwire are welcomed and encouraged. Write to me, Michael Feldman, at editor@hpcwire.com.
Posted by Michael Feldman - December 13, 2007 @ 9:00 PM, Pacific Standard Time
![]()
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
May 23, 2013 |
he study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
Read more...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.