HPCwire: NCSA Offers Workshop on Programming Massively Parallel Processors

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

May 05, 2008

NCSA Offers Workshop on Programming Massively Parallel Processors

May 5 -- The National Center for Supercomputing Applications (NCSA / http://www.ncsa.uiuc.edu) and the Institute for Advanced Computing Applications and Technologies (IACAT / www.iacat.uiuc.edu) will present a Workshop on Programming Massively Parallel Processors (PMPP) on July 10, 2008, in Urbana-Champaign, Ill.

Until recently, computer performance improvements were largely driven by the ever-increasing clock speed of commodity microprocessors. As semiconductor devices shrink to enable higher clock rates, poor wire scaling becomes the performance-limiting bottleneck. In order to take advantage of the shrinking transistor size and alleviate the poor wire scaling, manufacturers resort to placing multiple copies of the same design on a single die instead of increasing the clock speed. Multi-core chips, unheard of just a few years ago, are a standard today. While general-purpose processors are still restricted to just a few cores per die, more specialized chips contain hundreds of smaller well-tuned SIMD-enabled cores capable of running thousands of execution threads.

The workshop will bring together researchers, industry, and users concerned with the issue of programming multi-core and many-core architectures for productive use in applications ranging from desktop to high-performance computing systems. The workshop will include presentations from industry leaders and early technology adopters and will stimulate the dialogue among researchers about programming models, languages, and tools that the community is lacking in order to take advantage of the emerging multi-core and many-core architectures.

Topics will include:

Novel chip multiprocessing architectures.
Programming models for massively parallel processors, algorithms, and formal methods.
Programming languages for multi- and many-core systems, compilers and tools.
Applications running on multi- and many-core systems.

PMPP will be co-located with the 2008 Reconfigurable Systems Summer Institute (RSSI / www.rssi2008.org), but participants must register separately for the two events. More information on PMPP, including online registration, is available at: http://iacat.uiuc.edu/events/PMPP/.

-----

Source: National Center for Supercomputing Applications

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

May 23, 2012

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

Feature Articles

NVIDIA Works On CPU Co-Dependency Issues with Kepler GPU

NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...