May 05, 2008
May 5 -- The National Center for Supercomputing Applications (NCSA / http://www.ncsa.uiuc.edu) and the Institute for Advanced Computing Applications and Technologies (IACAT / www.iacat.uiuc.edu) will present a Workshop on Programming Massively Parallel Processors (PMPP) on July 10, 2008, in Urbana-Champaign, Ill.
Until recently, computer performance improvements were largely driven by the ever-increasing clock speed of commodity microprocessors. As semiconductor devices shrink to enable higher clock rates, poor wire scaling becomes the performance-limiting bottleneck. In order to take advantage of the shrinking transistor size and alleviate the poor wire scaling, manufacturers resort to placing multiple copies of the same design on a single die instead of increasing the clock speed. Multi-core chips, unheard of just a few years ago, are a standard today. While general-purpose processors are still restricted to just a few cores per die, more specialized chips contain hundreds of smaller well-tuned SIMD-enabled cores capable of running thousands of execution threads.
The workshop will bring together researchers, industry, and users concerned with the issue of programming multi-core and many-core architectures for productive use in applications ranging from desktop to high-performance computing systems. The workshop will include presentations from industry leaders and early technology adopters and will stimulate the dialogue among researchers about programming models, languages, and tools that the community is lacking in order to take advantage of the emerging multi-core and many-core architectures.
Topics will include:
PMPP will be co-located with the 2008 Reconfigurable Systems Summer Institute (RSSI / www.rssi2008.org), but participants must register separately for the two events. More information on PMPP, including online registration, is available at: http://iacat.uiuc.edu/events/PMPP/.
-----
Source: National Center for Supercomputing Applications
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.