HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report
HPCwire Japan

Tabor Communications
Corporate Video

Blog: From the Editor

From the Editor | Main Blog Index

The World According to Pat


At a recent Q&A roundtable for journalists, Intel senior VP Pat Gelsinger laid out his vision of the future world of computing. Not surprisingly, Intel was at the center of that world. His four big predictions for the next several years are based on a continuation of today's trends: the continuation of Moore's Law (at least to 10nm), more cores on the processor, the overriding importance of software compatibility, and the ubiquity of Intel Architecture (IA) microprocessors. He thinks Intel is in a great position to exploit all of these trends.

First, since Intel is leading the arms race in process technology -- being the first one to reach and exploit 45nm on a large scale -- the company is in the enviable position of setting the pace for its competition. Having the smallest transistors is a fundamental advantage for a chip vendor, since it enables lower power consumption, faster processor clocks, and allows manufacturing to stamp out more processors on a given patch of silicon (a standard wafer is currently 300mm). Also, Gelsinger correctly notes that over the next decade, the multi-billion dollar expense of building new fabs to produce 450mm wafers will thin the ranks of fab companies substantially. He sees the number of such companies to be reduced from tens to single digits. Intel will certainly be among them.

The company thinks it's now in a position to expand its IA business into new markets. Undoubtedly, part of the reason it wants to do this is that growth in the desktop and even laptop markets is slowing, while mobile computing and high performance technical computing is taking off. The company is attempting an aggressive move into the mobile and embedded space with its Atom processor, hoping to exploit some of its low-power knowhow with smaller platforms. At the same time, Intel is looking to attack the high-end (HPC and graphics) with its upcoming Larrabee processor.

Neither market is a sure bet for Intel, since the company lacks experience in either the mobile or high-end graphics space, although it's certainly well-established in HPC. In any case, Gelsinger is betting a standard IA platform with reams of software behind it will trump any marginal efficiencies offered by competing platforms. This may not be as true for the mobile/embedded space as Intel would like to believe. Here, both the hardware and the software must be lightweight to survive; Linux on RISC hardware is well-established.

Larrabee is another story since its future is inextricably linked to the success of GPGPU (and processor acceleration in general). Apparently when the subject of GPGPU is brought up, Gelsinger can't help but trash-talk the competition a bit. In a Custom PC article on Monday, author Ben Hardwidge quotes Gelsinger as saying that GPGPU languages like NVIDIA's CUDA will one day be nothing more than "interesting footnotes in the history of computing annals." He takes a shot at the IBM Cell processor as well, noting, "It promised to be this radical new computing architecture, and basically years later the application programmers have barely been able to comprehend how to write applications for it."

Not so for his manycore Larrabee, says Gelsinger. That architecture promises to be IA compatible, along with cool new vector/graphics instruction set extensions. The idea is that by merging the essential capabilities of the GPU with the CPU, developers can now do high-end visualization or technical computing on-chip within a standard programming environment. Since the graphics/vector processor is now integrated, the external bus bottleneck to a discrete GPU is eliminated. Gelsinger says this approach, not GPGPU, is the long-term solution to delivering high performance data parallelism to the masses.

Of course, the underlying assumption is that not only will the IA software ecosystem continue to dominate the industry, but it can also be used as a lever to lift Intel into new markets. Not a bad strategy, but certainly not foolproof. If we're destined to have x86-based nanocomputers coursing through our bloodstream someday, so be it. Maybe the era of x86 will last another 30 years. But it's hard to believe that the future of computing has already been invented.

Posted by Michael Feldman - July 02, 2008 @ 9:00 PM, Pacific Daylight Time

Michael Feldman

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman


Recent Comments

No Recent Blog Comments

Feature Articles

My Supercomputer is Bigger Than Yours!

Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...

Alternatives Emerge as Linpack Loses Ground

Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...

Intel Snaps New Grips to HPC Hook

Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Read more...

Short Takes

Developers Tout GPI Model for Exascale Computing

Jun 19, 2013 | Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...

Supercomputers: Not Always the Best for Big Data

Jun 18, 2013 | The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...

Gordon Flashes Its Versatility in HPC Workloads

Jun 18, 2013 | Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...

Supercomputers: Still the King of the HPC Hill

Jun 17, 2013 | The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...

TACC Longhorn Takes On Natural Language Processing

Jun 14, 2013 | For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

HPCwire Live! Atlanta's Big Data Kick Off Week Meets HPC

Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?

Webinar: Mellanox Virtual Modular Switch, the Most Efficient 40GbE Aggregation Switch Solution

Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.

Blogs by Topics

Blogs by Author

HPC Blogroll

Exxact

Featured Events






  • November 17, 2013 - November 22, 2013
    SC'13
    Denver, CO
    United States


HPCwire Events