Texas Advanced Computing Center
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags
Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report
HPCwire Japan

Tabor Communications
Corporate Video

Blog: From the Editor

From the Editor | Main Blog Index

July 16, 2008

Thinking Outside the Moore's Law Box

A lot of industry people in the know are predicting that Moore's Law will come to an end sometime in the next decade. Starting with the current leading-edge 45nm process technology, chipmakers are looking to deliver three more shrinks until silicon-based transistors run up against quantum mechanical effects. Most vendors have plans in place for 32nm and 22nm processors using UV lithography. The next stop is 16nm, but the general consensus is that it will have to be implemented with something other than CMOS-based material -- perhaps SiGe or graphene. At 9 or 10 nanometers, quantum tunneling starts to become a real problem, so even more futuristic approaches, like molecular electronics or spintronics, will be required.

There's no guarantee that the development of these more advanced technologies will obey a Moore's Law timeline, which was based on the progression of two-dimensional semiconductors. So what's a chipmaker to do? Bernard Meyerson, IBM Fellow and chief technologist for the company's systems and technology group, thinks 3-D chip stacking will be the way to go. In a recent article in Semiconductor International, Meyerson argues that in the future 2D scaling will break down for silicon technologies.

“Density will improve through 3-D stacking and the application of optical technology,” he said. “Some version of Moore’s Law will be followed. We didn’t foresee it would require a vertical perspective. There will be a tremendous focus on 3-D system architecture — logic, cache, memory, I/O subsystem — all optimized and integrated in a single stack.”

Meyerson believes the 3-D route will be the path most chipmakers will pursue, rather than relying on the development of higher risk nanoelectronics. And it actually may help processor architects simplify the designs. In 2D, the microarchitecture had to integrate all the logic, cache and I/O on the same level. Adding an extra dimension means the architects will have a lot more flexibility. In a Forbes interview last month, Myerson talked about some of the possibilities:

There are still many tricks that we can play. When you start looking at the ability to put 10 or 20 chips in a stack, you can re-architect the entire system. The stack is your system. But you can re-architect the stack to be much more effective. Companies brag about the size of the cache. What if the cache was unlimited? What if you could put an entire plane of super high-density memory right above a plane of logic? What if you could put multiple cores on a single level and then reconfigure the wiring between that chip and the one above it?

Optical communication between the chips will be key since it delivers lots more data than electronics with much less power. Using conventional electronics to link stacks of chips would mean communication would be subject to resistive capacitive delay and would probably not be practical. Going optical has the additional advantage of seamless communication across an optical backplane.

Of course 3-D chip stacking has not been perfected, nor have chip-level optical interconnects. But these are manufacturing problems, which should eventually yield to engineering. Nanoelectronic-based transistors, on the other hand, are still in the basic research stage and may remain there for the foreseeable future. In any case, computing will likely continue to shrink into smaller spaces, even after Moore's Law itself yields to the laws of physics.

Posted by Michael Feldman - July 15, 2008 @ 9:00 PM, Pacific Daylight Time

Sponsored Links

Transforming computational research and engineering
Accelerate your computational research and engineering applications with Exxact’s Tesla K20 GPU workstations and servers, maximized for supercomputing professionals.

RSS Feeds

Feeds by Topic


Feeds by Industry

Feeds by Content Type


Subscribe to All Content

Michael Feldman

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman


Recent Comments

No Recent Blog Comments

Feature Articles

My Supercomputer is Bigger Than Yours!

Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Read more...

Alternatives Emerge as Linpack Loses Ground

Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Read more...

Intel Snaps New Grips to HPC Hook

Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Read more...

Short Takes

Developers Tout GPI Model for Exascale Computing

Jun 19, 2013 | Supercomputer architectures have evolved considerably over the last 20 years, particularly in the number of processors that are linked together. One aspect of HPC architecture that hasn't changed is the MPI programming model.
Read more...

Supercomputers: Not Always the Best for Big Data

Jun 18, 2013 | The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Read more...

Gordon Flashes Its Versatility in HPC Workloads

Jun 18, 2013 | Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Read more...

Supercomputers: Still the King of the HPC Hill

Jun 17, 2013 | The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Read more...

TACC Longhorn Takes On Natural Language Processing

Jun 14, 2013 | For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

HPCwire Live! Atlanta's Big Data Kick Off Week Meets HPC

Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?

Webinar: Mellanox Virtual Modular Switch, the Most Efficient 40GbE Aggregation Switch Solution

Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.

Blogs by Topics

Blogs by Author

HPC Blogroll

Exxact

Featured Events






  • November 17, 2013 - November 22, 2013
    SC'13
    Denver, CO
    United States


HPCwire Events
Home | News | Features | Blogs | HPC Markets | Whitepapers | Multimedia | Events | Job Bank | Academia & Research | Financial Services | Government | Life Sciences | Manufacturing | Oil & Gas | Retail | Applications | Developer Tools | Interconnects | Middleware | Networks | Processors | Storage | Systems | Visualization | Subscribe | About HPCwire | Contact Us | Site Map | Editorial Calendar | Reprints
HPCwire
Tabor Communications | Tabor Publications & Events
Tabor Communications