Aspen
NetApp
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags
Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report

Tabor Communications
Corporate Video

Blog: From the Editor

From the Editor | Main Blog Index

July 16, 2008

Thinking Outside the Moore's Law Box

A lot of industry people in the know are predicting that Moore's Law will come to an end sometime in the next decade. Starting with the current leading-edge 45nm process technology, chipmakers are looking to deliver three more shrinks until silicon-based transistors run up against quantum mechanical effects. Most vendors have plans in place for 32nm and 22nm processors using UV lithography. The next stop is 16nm, but the general consensus is that it will have to be implemented with something other than CMOS-based material -- perhaps SiGe or graphene. At 9 or 10 nanometers, quantum tunneling starts to become a real problem, so even more futuristic approaches, like molecular electronics or spintronics, will be required.

There's no guarantee that the development of these more advanced technologies will obey a Moore's Law timeline, which was based on the progression of two-dimensional semiconductors. So what's a chipmaker to do? Bernard Meyerson, IBM Fellow and chief technologist for the company's systems and technology group, thinks 3-D chip stacking will be the way to go. In a recent article in Semiconductor International, Meyerson argues that in the future 2D scaling will break down for silicon technologies.

“Density will improve through 3-D stacking and the application of optical technology,” he said. “Some version of Moore’s Law will be followed. We didn’t foresee it would require a vertical perspective. There will be a tremendous focus on 3-D system architecture — logic, cache, memory, I/O subsystem — all optimized and integrated in a single stack.”

Meyerson believes the 3-D route will be the path most chipmakers will pursue, rather than relying on the development of higher risk nanoelectronics. And it actually may help processor architects simplify the designs. In 2D, the microarchitecture had to integrate all the logic, cache and I/O on the same level. Adding an extra dimension means the architects will have a lot more flexibility. In a Forbes interview last month, Myerson talked about some of the possibilities:

There are still many tricks that we can play. When you start looking at the ability to put 10 or 20 chips in a stack, you can re-architect the entire system. The stack is your system. But you can re-architect the stack to be much more effective. Companies brag about the size of the cache. What if the cache was unlimited? What if you could put an entire plane of super high-density memory right above a plane of logic? What if you could put multiple cores on a single level and then reconfigure the wiring between that chip and the one above it?

Optical communication between the chips will be key since it delivers lots more data than electronics with much less power. Using conventional electronics to link stacks of chips would mean communication would be subject to resistive capacitive delay and would probably not be practical. Going optical has the additional advantage of seamless communication across an optical backplane.

Of course 3-D chip stacking has not been perfected, nor have chip-level optical interconnects. But these are manufacturing problems, which should eventually yield to engineering. Nanoelectronic-based transistors, on the other hand, are still in the basic research stage and may remain there for the foreseeable future. In any case, computing will likely continue to shrink into smaller spaces, even after Moore's Law itself yields to the laws of physics.

Posted by Michael Feldman - July 15, 2008 @ 9:00 PM, Pacific Daylight Time

Sponsored Links

High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.

Webinar: Programming Heterogeneous X64+GPU Systems Using OpenACC
Join Michael Wolfe as he compares the advantages and costs of using both low-level models and the directive-based OpenACC model for programming accelerated heterogeneous systems. Registration is free.

Accelerate your science with Seneca
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS

RSS Feeds

Feeds by Topic


Feeds by Industry

Feeds by Content Type


Subscribe to All Content

Michael Feldman

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Cray CS300-LC

Recent Comments

No Recent Blog Comments

Feature Articles

CERN, Google Drive Future of Global Science Initiatives

Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...

Saddling Phi for TACC’s Stampede

The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...

"No Exascale for You!" An Interview with Berkeley Lab's Horst Simon

Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...

Short Takes

Running Computational Fluid Dynamics in the Cloud

May 16, 2013 | When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...

Computing the Physics of Bubbles

May 15, 2013 | Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...

Internet2 Awards Program Seeks Innovative Applications

May 10, 2013 | Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...

Floating Funding to Exascale Island

May 09, 2013 | The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...

HPC and the True Cost of Cloud

May 08, 2013 | For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

SGI DMF ZeroWatt Disk Solution

In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.

Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video

The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.

Blogs by Topics

Blogs by Author

HPC Blogroll

Xyratex

Featured Events


  • June 16, 2013 - June 20, 2013
    ISC'13
    Leipzig,
    Germany

  • June 17, 2013 - June 18, 2013
    Forecast 2013
    San Francisco, CA
    United States





HPCwire Events
Home | News | Features | Blogs | HPC Markets | Whitepapers | Multimedia | Events | Job Bank | Academia & Research | Financial Services | Government | Life Sciences | Manufacturing | Oil & Gas | Retail | Applications | Developer Tools | Interconnects | Middleware | Networks | Processors | Storage | Systems | Visualization | Subscribe | About HPCwire | Contact Us | Site Map | Editorial Calendar | Reprints
HPCwire
Tabor Communications | Tabor Publications & Events
Tabor Communications