Nvidia
NetApp
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report

Tabor Communications
Corporate Video

Convey Computer Launches Hybrid-Core Computer


AUSTIN, Texas, Nov. 17 -- A revolutionary solution to the high-performance computing (HPC) industry's expensive power, performance and programmability barriers launched today at SC08 in the form of the world's first hybrid-core computer from new company Convey Computer Corporation.

Created by the executive team that built Convex Computer, Convey fills a new market space called hybrid-core computing. Simply put, hybrid-core computing marries the low cost and simple programming model of a commodity system with the performance of customized hardware architecture.

The Convey HC-1 integrates advanced, patent-pending computer architecture and compiler technology with commercial, off-the-shelf hardware - namely an Intel Xeon processor and Xilinx Field Programmable Gate Arrays. The HC-1 features a Convey-engineered coprocessor with its own high-bandwidth, virtual memory addressed, cache-coherent memory subsystem in a scalable 2U chassis. Moreover, an ANSI standard development environment gives programmers 100 percent productivity and portability - an attribute unique to Convey.

The HC-1 transforms HPC in three main ways. It: 1) breaks through the current power/performance wall to significantly increase performance for certain compute and memory bandwidth intensive applications within bioinformatics, financial analytics, seismic, and certain other application areas; 2) is easy for programmers to use because it provides full support of an ANSI standard C, C++ and Fortran development environment. Such support eliminates programming model changes and enables Convey's system to accelerate existing code ("dusty decks"); and 3) significantly reduces support, power and facility costs for companies, yet it makes integration into current HPC environments simple and inexpensive. A prototype of the HC-1 will be on display at SC08 Booth 1753.

"With our energy-efficient Intel Xeon processors as the backbone of high-performance computing, we are working closely with Convey to enable an innovative computing system that significantly enhances performance for certain applications," said Pat Gelsinger, senior vice president and general manager of Intel's Digital Enterprise Group. "Convey's system is unique in that it does not require programmers to instrument their code but, instead, provides an open-standard programming model that does not use proprietary mechanisms that have historically limited adoption of heterogeneous solutions."

Bruce Toal, CEO of Convey Computer Corporation, said Convey was formed to "build a foundation for innovation that eliminates the programming and usability barriers of asymmetric computing that are reminiscent of the days of array processors. The ability to accelerate existing applications without special language extensions and without explicit data movement enables a new era of high-performance, hybrid-core computing."

Early customers of the technology agree. The University of California, San Diego (UCSD) has placed the first order under its Project GreenLight power and energy efficiency initiative, and estimates substantial performance gains and cost savings.

"The HC-1 is a remarkably ingenious and innovative HPC architecture, which combines the best of both worlds of general purpose multi-core and special-purpose Field Programmable Gate Arrays," said Dr. Larry Smarr, director of the California Institute for Telecommunications and Information Technology (Calit2) and a professor of Computer Science and Engineering in UCSD's Jacobs School of Engineering. "Once again, Steve Wallach has introduced a new class into HPC architectures."

Wallach, co-founder of Convey Computer, is the 2008 winner of the Seymour Cray Computer Science and Engineering Award.

About the Convey HC-1

Technology breakthroughs and key competitive strengths of the HC-1 include:

  • Hybrid-core architecture - Instructions executed by the coprocessor appear as extensions to the x86 instruction set, sharing the same physical and virtual address spaces, and applications can contain both x86 and coprocessor instructions in a single-instruction stream. Supporting this, the Convey compilers generate one executable image that contains both x86 and coprocessor instruction.

  • Personalities - Customized instruction sets increase productivity for specific HPC applications. 32-bit complex arithmetic instructions, for example, would boost performance for seismic processing. Systems can contain multiple personalities. A Personality Development Kit allows for creation of new application-oriented architectures. Convey is designing personalities for key applications in bioinformatics, computer-aided design, financial services, and oil and gas.

  • Adaptable architecture - The server adapts to the application to maximize computing efficiency and flexibility. Personalities are demand-loaded upon process startup, making Convey servers flexible in mixed-use environments.

  • Memory - Memory bandwidth of 80 Gigabytes/sec delivers huge sustainable performance. A shared virtual and physical memory between the coprocessor and the x86 provide the tight integration that allows the system to be programmed as a single architecture. This means that the programmer does not need to manage the physical memory on the coprocessor nor explicitly move data back and forth between the x86 main memory and the coprocessor main memory.

  • Easy programming - Application development, including coding, debugging and deployment, relies on ANSI standard C, C++ and FORTRAN development tools.

  • Easy cluster integration - The development and runtime environments are based on the Linux operating system for easy integration into existing x86 clusters.

More information is available at the Convey Computer press room at http://tinyurl.com/conveypress.

About Convey Computer Corporation

Based in Richardson, Texas, Convey Computer breaks power, performance and programmability barriers with the world's first hybrid-core computer--a system that marries the low cost and simple programming model of a commodity system with the performance of a customized hardware architecture. Convey brings decades of experience and intellectual assets to performance problem-solving. Its executive and design teams all come from successful backgrounds of building computer companies, most notably Convex Computer Corporation and Hewlett-Packard. Convey Computer received $15.1 million in funding in 2007 from investors CenterPoint Ventures, Intel Capital, InterWest Partners, Rho Ventures, and Xilinx. More information can be found at: www.conveycomputer.com.

-----

Source: Convey Computer Corporation

Sponsored Links

Accelerate your science with Seneca
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS

Webinar: Programming Heterogeneous X64+GPU Systems Using OpenACC
Join Michael Wolfe as he compares the advantages and costs of using both low-level models and the directive-based OpenACC model for programming accelerated heterogeneous systems. Registration is free.

High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.

May 20, 2013

May 17, 2013

May 16, 2013

May 15, 2013

May 14, 2013

May 13, 2013

May 10, 2013

May 09, 2013

May 08, 2013


Most Read Features

Most Read Around the Web

Most Read This Just In


Feature Articles

Saddling Phi for TACC’s Stampede

The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...

"No Exascale for You!" An Interview with Berkeley Lab's Horst Simon

Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...

Supercomputing Vet Champions Quantum Cause

Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...

Short Takes

Running Computational Fluid Dynamics in the Cloud

May 16, 2013 | When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...

Computing the Physics of Bubbles

May 15, 2013 | Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...

Internet2 Awards Program Seeks Innovative Applications

May 10, 2013 | Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...

Floating Funding to Exascale Island

May 09, 2013 | The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...

HPC and the True Cost of Cloud

May 08, 2013 | For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

SGI DMF ZeroWatt Disk Solution

In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.

Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video

The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.

SC12 Editorial Feature HPCwire Soundbite sponsored by ISC

HPC Job Bank


Featured Events


  • June 16, 2013 - June 20, 2013
    ISC'13
    Leipzig,
    Germany

  • June 17, 2013 - June 18, 2013
    Forecast 2013
    San Francisco, CA
    United States





HPCwire Events