NCSA
HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud

Blog: From the Editor

From the Editor | Main Blog Index

Will Multicore Kill the x86?


The hardware and software challenges of multicore/manycore CPUs have been flogged in this publication for a number of years. The assumption was that geek ingenuity would eventually power through the roadblocks. The memory wall problem would yield to innovative hardware architectures, and new software development approaches would make multithreaded computing practical enough for widespread use. But what if that doesn't happen?

There's a good article in the January/February 2009 issue of Technology Review that outlines multicore computing challenges and talks about some of the software strategies being pursued by Intel, Microsoft and others in the industry. But the most interesting part of the article is toward the end, where the author allows for the possibility that the whole multicore paradigm may just fall apart:

So what's the downside if multicore computing fails? What is the likely impact on our culture if we take a technical zig that should have been a zag and suddenly aren't capable of using all 64 processor cores in our future notebook computers?

For a positive spin on this outcome, the author quotes Apple Computer co-founder Steve Wozniak, who apparently believes the end of Moore's Law-driven microprocessor evolution would be a good thing:

"I can't wait!" says Steve Wozniak, the inventor of the Apple II. "The repeal of Moore's Law would create a renaissance for software development," he claims. "Only then will we finally be able to create software that will run on a stable and enduring platform."

Of course, the other way to create a stable platform is to build scalability into the software model so that the number of cores is transparent to the application. The idea is that jumping from 8 to 64 cores automatically gives an application better performance, without recoding or even recompilation. That's the thrust behind the work Intel, Microsoft and university researchers are doing today.

Some industry luminaries, like Professor David May at Bristol University, thinks replicating cores using legacy architectures is the real problem, given that conventional CPUs like the x86 were never designed for parallel processing. He elaborated his position in October in an Electronics Weekly article on the pitfalls of multicore programming:

Current attempts to use multi-cores in the mainstream computing world, like the efforts made by Intel and Microsoft with a bunch of US universities, may be doomed. "I think they (Intel and Microsoft) are trying to solve a different problem," said May, "they're taking all the PC applications and putting them on multi-cores. That's a very different problem and, in my view, they won't be very successful. Taking sequential programmes and trying to make them run in parallel is virtually impossible."

May is also the CTO of XMOS Semiconductor, a company that has developed a multicore architecture that uses "software defined silicon" to combine some of the best attributes of ASICs and FPGAs. The resulting processor is aimed at the consumer electronics market.

Perhaps along the same lines is Creative Technology's just-announced Zii processor, which also claims to use software defined silicon in its newly minted 10 gigaflops chip. Like the XMOS silicon, Zii is targeted for the consumer space, although the Web site video hyperventilates about building a petaflop supercomputer with a mere six racks of Zii processors. Maybe if they were IBM, they'd actually attempt it.

In any case, for most kinds of client-side computing, the x86 architecture may truly be a dead end. Since the Internet became the center of the computing universe, PCs have been morphing from general-purpose computing appliances to thin clients. This will continue as more and more computing is moved into the cloud. As clients get ever thinner, the main computing load is data transcoding, which generally can be accomplished with greater efficiency using more specialized silicon like GPUs, FPGAs, DSPs and maybe these new-fangled software defined silicon gadgets. In that sense, PCs are becoming more like handheld devices.

Where would that leave server-side computing, especially HPC? For throughput and capacity computing, CPU-based architectures still offer a reasonably-natural computing architecture. But for many HPC applications, and for capability supercomputing in particular, the inherently parallel architectures of GPUs, Cell processors and FPGAs offer a better fit (although a CPU companion is still needed at this point). The high level of interest with GPGPUs, Cell processors and FPGAs is one indication that supercomputing might be turning away from conventional CPUs.

Economics will dictate that mainstream HPC will continue to rely on the same processor architectures used in consumer electronics. But one day, those chips may be something other than x86.

Posted by Michael Feldman - January 08, 2009 @ 4:49 PM, Pacific Standard Time

Discussion

There is 1 discussion item posted.

Not cores, but memory!
Submitted by dmpase on Jan 9, 2009 @ 7:58 AM EST


As a long time system developer for HPC, it strikes me that it isn't the number of cores, per se, that causes the problems. It is and always has been the access to memory.

Consider that the ratio of memory throughput to CPU throughput has gone down year after year for decades. Many programs run successfully on clusters with thousands of cores. Why not a desktop system with a few tens of cores? Because the aggregate memory bandwidth of the cluster is many times that of a desktop system.

With every generation memory and CPUs both get faster, but CPUs get faster at a faster rate than memory. It isn't too much parallelism and too little parallel work that hurts us. It's our inability to feed the raging beast.

For those old enough to remember the FPS T-Series, it died a dismal failure for very similar reasons. It had FPUs capable of extremely fast processing, but far too little bandwidth to get data into the FPUs.

It is not the number of cores, nor is it that cores are too fast. It is that the balance is shifting inexorably towards the processing end away from memory and current software can't take advantage of it.

Post #1

Join the Discussion

Join the Discussion

Become a Registered User Today!


Registered Users Log in join the Discussion

Michael Feldman

Michael Feldman

Michael Feldman is the editor of HPCwire.

More Michael Feldman

Arkeia

Recent Comments

No Recent Blog Comments

Feature Articles

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...

Intel Rolls Out New Server CPUs

Intel Corp. has launched three new families of Xeon processors, joining the Xeon E5-2600 series the chipmaker introduced in March. These latest chips span the entire market for the Xeon line, from four- and two-socket servers, down to entry-level workstations and microservers. A number of HPC server makers, including SGI, Dell, and Appro announced updated hardware based on the new silicon.
Read more...

Around the Web

NVIDIA’s Bill Dally Talks 3D Chips and More at GTC

May 16, 2012 | Chief scientist discusses memory stacks, interconnects, and US technology leadership.
Read more...

NVIDIA Unveils Virtualized GPU with Kepler-Based Board

May 15, 2012 | GPU maker conjures up visualization technology for virtual desktops.
Read more...

Zettaflops Will Happen Says HPC Analyst

May 14, 2012 | Pessimistic predictions about technology have a poor track record, according to 451's John Barr.
Read more...

Next-Gen Memory on the Horizon

May 10, 2012 | DRAM manufacturers gear up for DDR4.
Read more...

US Energy Secretary Talks Supercomputing

May 09, 2012 | Steven Chu discusses the role of supercomputing in energy research.
Read more...

Sponsored Whitepapers

Sponsored Multimedia