Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them
Visit additional Tabor Communication Publications
Blog: From the Editor
From the Editor | Main Blog Index
January 27, 2009
AMD Flexes Its Quads
The new chips include five energy-sipping HE processors, with speeds ranging from 2.1 to 2.3 GHz, and which draw just 55 watts. The company also released two new high performance SE processors at 2.8 GHz, consuming 105 watts. The new chips come in both two-socket and multi-socket (four- and eight-socket) flavors and can be plugged into existing motherboards with just a BIOS upgrade.
This is all pretty much standard operating procedure for AMD chip rollouts: launch a new architecture with mid-range processors and then backfill the line with low-power and high performance parts. Typically the SE chips are geared towards high performance apps, but according to Brent Kerby, senior product manager for the Opteron, that's not always the case. "We're seeing more and more of these HPC type environments driving towards the lower power bands," he told me. For example, the Chinese Dawning 5000A supercomputer is built using low-power Opteron parts. Overall, the SE product band represents a pretty small portion of AMD's total Opteron unit sales, says Kerby -- only about five percent.
In any case, AMD's main push in the server processor space these days is focused on power efficiency. The five new HE Opterons offer a range of power-performance tradeoffs at 55 watts ACP. For extra power savings, AMD has extended its advanced clock gating technology -- aka CoolCore -- to the L3 cache. All the new models plus all the standard chips from the initial Shanghai launch will now have this enabled via a new BIOS feature. The way it works is that the hardware logic automatically shuts down megabyte chunks of L3 cache that aren't being used. Given that Shanghai devotes a good chunk of the die to its 6MB L3 cache, the power savings could be significant.
On that same green theme, AMD has developed something it calls PowerCap. It's a BIOS selectable option that lets the IT manager or system admin set a ceiling on the speed and voltage of the processor. The theory is that a lot of workloads run fine at moderate speeds, and only occasionally need the top frequency of the processor. But putting the pedal to the metal for even short periods draws a disproportionate amount of power, so enforcing a speed limit saves energy with little loss of performance. A single step down from the default clock speed can yield a 30 percent power savings, while the most conservative setting can provide a 65 percent savings.
Maybe all this power pinching is not for the traditional high performance computing crowd. The big targets for low-power CPUs are cloud computing, Web hosting and other mainstream datacenter applications. Even so, HPC workloads that are highly scalable, core-wise, can often take advantage of setups with larger numbers of slower processors to get the needed performance. Of course, as systems grow to tens of thousands of cores and beyond, energy-efficient computing is no longer optional.
Posted by Michael Feldman - January 27, 2009 @ 3:46 PM, Pacific Standard Time
Discussion
There are 0 discussion items posted.
|
Join the Discussion |
Sponsored Links
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS
High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.
- PGI 2013: OpenMP 1.5X faster than GCC, new GNU-compatible OpenACC C++ compiler, CUDA 5 and Tesla K20 support, and more.
- Introducing the Cray CS300 Cluster Supercomputer Series
- Acer and Altair simplify cluster computing
- Receive Higher Application Performance with end-to-end 56GbE
- Cray Xtreme-Cool™ Supercomputer: Liquid-cooled architecture delivering superior energy-efficiency, lower TCO and faster ROI.
- Memory Debugging Challenges in Parallel and Distributed Applications
RSS Feeds
Feeds by Topic
- Applications
- Developer Tools
- Interconnects
- Middleware
- Networks
- Processors
- Storage
- Systems
- Visualization
Feeds by Industry
Feeds by Content Type
- Features
- Blogs
- Short Takes
- Off the Wire
- Whitepapers
- Multimedia
- HPC Soundbite Podcasts
- HPCwire Job Bank
Subscribe to All Content
Michael Feldman
Michael Feldman is the editor of HPCwire.
Recent Comments
No Recent Blog Comments
Feature Articles
Saddling Phi for TACC’s Stampede
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
"No Exascale for You!" An Interview with Berkeley Lab's Horst Simon
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing Vet Champions Quantum Cause
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
Short Takes
Running Computational Fluid Dynamics in the Cloud
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
Computing the Physics of Bubbles
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
Internet2 Awards Program Seeks Innovative Applications
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
Floating Funding to Exascale Island
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
HPC and the True Cost of Cloud
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
Sponsored Whitepapers
Best Practices in Big Data Storage
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
Progress in Parallel: the Bull Parallel Programming Center
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Sponsored Multimedia
SGI DMF ZeroWatt Disk Solution
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.
Blogs by Topics
Blogs by Author
- James Reinders
- Gary Johnson
- Andrew Jones
- Tiffany Trader
- Addison Snell
- Nicole Hemsoth
- Charlie Catlett
- Sue Korn
- Michael Feldman
- Chris Willard
- Isaac Lopez
- Tom Tabor
- Cathy Davidson
- William Lu
- Michael Wolfe
- Dan Gatti
- Caroline Connor
HPC Blogroll
- Computing Research Policy Blog
- Interconnects
- Reed's Ruminations
- Scalability.org
- StorageMojo
- Sun HPC Watercooler
Featured Events
- June 13, 2013
- June 14, 2013
Think Beyond Plastics Conference
Berkeley, CA
United States
- June 16, 2013
- June 20, 2013
ISC'13
Leipzig,
Germany
.gif)
- June 17, 2013
- June 18, 2013
Forecast 2013
San Francisco, CA
United States
- June 20, 2013
- June 21, 2013
CIO North America
Marina Del Rey, CA
United States
- June 24, 2013
- June 25, 2013
The Trading Show Chicago
Chicago, IL
United States
- June 25, 2013
- June 26, 2013
TERATEC 2013 Forum
Paris,
France
