Visit additional Tabor Communication Publications
February 10, 2009
Today Intel announced that over the next two years it is going to invest $7 billion in the US to bring 32nm technology to its chip manufacturing plants. Considering Congress and the Obama administration is getting ready to stimulate the economy with taxpayer money, Intel's news is great timing.
Intel CEO Paul Otellini revealed the company's plans at the Economic Club in Washington D.C. on Tuesday, and according to a Computerworld article, received a call from President Obama to express his appreciation for the chipmaker's investment. According to the article, Obama let it be known that he uses an Intel-based laptop.
Spending this kind of money to get to 32nm is being done with the hope that microprocessor sales will bounce back by next year. The move will also keep the company a step ahead of AMD, which is still putting the finishing touches on its transition to 45nm technology. The Intel processors to be built on 32nm technology are codenamed "Westmere" and represent a shrink of the current 45nm "Nehalem" microarchitecture. The first Westmere chips are planned to be released toward the end of 2009.
Whether the timing of the Intel announcement was just serendipitous or was a public relations initiative to cast the multinational firm in a more patriotic light, the chipmaker did make a point to wave the flag (subtlety) in its press release:
Intel's investment will be made at existing manufacturing sites in Oregon, Arizona and New Mexico and will support approximately 7,000 high-wage, high-skill jobs at those locations -- part of a total Intel workforce of more than 45,000 in the U.S. Intel, while generating more than 75 percent of its sales overseas, carries out roughly 75 percent of its semiconductor manufacturing in the U.S. At the same time, about 75 percent of the company's R&D spending and capital investments are also made in the U.S.
Ironically, a couple of weeks ago Intel announced it would be laying of 6,000 workers, globally, in response to the severe downturn in the semiconductor market. Those layoffs were the result of plans to close chip assembly facilities in Malaysia and the Philippines and stop US wafer fab operations in Oregon and California.
Otellini said the $7 billion they will spend over the next two years represents Intel's largest-ever investment for a new manufacturing process. The fact that this kind of money is required just to shrink the transistor geometries by 13 nanometers reflects the capital-intensive nature of 21st century chip making. In a sort of reverse-Moore's-Law fashion, the cost of moving the manufacturing infrastructure to the next process node is escalating with each additional circuitry shrink. Today only large, well-capitalized firms or conglomerates of smaller firms can afford the relentless economics of semiconductor manufacturing. Last year, AMD spun off its chip fab business in an effort to keep the company financially viable.
Even the US government would have trouble bankrolling a fab these days. Considering that the Senate version of the US economic stimulus bill for the entire country allocates $17.8 billion in research and development funding (according to an independent analysis by the American Association for the Advancement of Science), the Intel investment starts to look like a one-company stimulus package. The $7 billion Intel money looms even larger when you realize that only $2.0 billion out of the $17.8 billion federal stimulus would be applied to R&D facilities and capital equipment.
While the Intel investment seems huge, only 7,000 jobs will be added as a direct consequence of the new spending. That means the company is shelling out $1 million for each additional worker. On the other hand, the 32nm chips will provide the foundation for a new generation of mobile devices, PCs, enterprise servers and supercomputers, so the investment is likely to have a multiplier effect throughout the US and global economy. And since Intel's 22nm chips are already on the roadmap for 2011, another round of investment is just over the horizon.
Posted by Michael Feldman - February 10, 2009 @ 5:16 PM, Pacific Standard Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.