From the Editor | Main Blog Index
October 01, 2009
Lost in the shuffle around NVIDIA's big Fermi GPU unveiling was the company's announcement of the Nexus development toolset. Since this week's GPU Technology Conference is very much focused on GPU computing developers, the news is especially relevant for this crowd.
Nexus is basically a set of three tools -- a debugger, a performance analyzer, and something called a graphics inspector -- that has been integrated into Microsoft Visual Studio. It's designed to work with CUDA code, but support for OpenCL and Microsoft's DirectCompute is promised for future iterations.
The idea here is to bring GPU debugging onto the mainstream development platform. The timing is good, inasmuch as Fermi is designed to attract a lot more mainstream developers. And given that many programmers develop on Windows, even those coding up scientific applications, the Visual Studio platform just made sense. The Linux CUDA toolset does include its own debugger (GDB) and a profiler, but these are standalone tools.
One of the unique features of the Nexus debugging tools is that it they understand both the CPU and GPU environments and manage them transparently. For example, you can examine local GPU memory, set source breakpoints in GPU-resident code, track GPU threads, view GPU events, as well perform the those same operations on the CPU side. You can also do typical debug operations like setting conditional breakpoints, detecting out-of-bounds memory accesses, and so on. A demo of the Nexus debugger and other tools in action is available on YouTube. If that sort of thing gets your blood racing click here.
By the way, if you still prefer to debug your code with printf (and many do), software support for the C standard I/O library, stdio.h, has been added in the new architecture.
A beta version of Nexus is scheduled to drop on October 15. To register for the beta or just to get some more info, check out www.nvidia.com/nexus.
Posted by Michael Feldman - October 01, 2009 @ 7:46 PM, Pacific Daylight Time
![]()
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.