HPCwire

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Language Flags

Visit additional Tabor Communication Publications

Datanami
Digital Manufacturing Report
HPC in the Cloud
Green Computing Report

Tabor Communications
Corporate Video

Tilera Announces World's First 100-Core Processor


Tilera leads the "many-core" era, opening up new possibilities in networking, multimedia, wireless and cloud computing

SAN JOSE, Calif., Oct. 26 -- Tilera Corporation today announced its new TILE-Gx family -- four new processors from Tilera including the world's first 100-core processor: the TILE-Gx100. The TILE-Gx100 offers the highest performance of any microprocessor yet announced by a factor of four. Moreover, the entire TILE-Gx family raises the bar for performance-per-watt to new levels with ten times better compute efficiency compared to Intel's next generation Westmere processor. And Tilera has simplified many-core programming with its breakthrough Multicore Development Environment (MDE) together with a growing ecosystem of operating system and software partners to enable rapid product deployment.

The TILE-Gx family -- available with 16, 36, 64 and 100 cores -- employs Tilera's unique architecture that scales well beyond the core count of traditional microprocessors. Tilera's two-dimensional iMesh interconnect eliminates the need for an on-chip bus and its Dynamic Distributed Cache (DDC) system allows each cores' local cache to be shared coherently across the entire chip. These two key technologies enable the TILE Architecture performance to scale linearly with the number of cores on the chip -- a feat that is currently unmatched.

"The launch of the TILE-Gx family, including the world's first 100-core microprocessor, ushers in a new era of many-core processing. We believe this next generation of high-core count, ultra high-performance chips will open completely new computing possibilities," said Omid Tahernia, Tilera's CEO. "Customers will be able to replace an entire board presently using a dozen or more chips with just one of our TILE-Gx processors, greatly simplifying the system architecture and resulting in reduced cost, power consumption, and PC board area. This is truly a remarkable technology achievement."

Leading the Evolution to Many-Core

Tilera's breakthroughs in scalable multicore computing are changing the model of computing. Many-core processors enable a wide range of new opportunities including:

  • Consolidation of functions: A single many-core processor can absorb functions that previously required multiple processors, thus lowering system cost and providing a single software tool chain and programming model for developers.
     
  • Granularity of compute: Processing resources can be allocated to functions in precise increments, optimizing performance and saving power.
     
  • Deterministic compute: Enables processor cores to be dedicated to specific tasks, including cache-coherent islands of compute, for highly predictable performance.

"At various points in microprocessor history there have been breakthroughs that have enabled significant advances in computing, such as when the barrier of single-core clock speed was overcome by the introduction of multicore," said Sergis Mushell, principal research analyst, Gartner. "Cloud computing and virtualization have ushered in a new era of processing power optimization and utilization, which has accelerated the roadmaps for multicore architectures and changed the paradigm from a clock frequency discussion of the past to a new discussion about number of cores and core optimization."

About the TILE-Gx Processor Family

The TILE-Gx family, fabricated in TSMC's 40 nanometer process, operates at up to 1.5 GHz with power consumption ranging from 10 to 55 watts. Like the TILE and TILEPro processors, the TILE-Gx family incorporates many cores on a single chip together with integrated memory controllers and a rich set of I/O. However the TILE-Gx device also brings together a number of new features to maximize application performance while offering the best performance-per-watt in the industry. Some of the technology highlights include:

  • Next-generation 64-bit core: New three-issue 64-bit core with full virtual memory system. Each core includes 32KB L1 I-cache, 32KB L1 D-cache and 256KB L2 cache, with up to 26MB total L3 coherent cache across the device.
     
  • Enhanced SIMD instruction extensions: Improved signal processing performance with a 4 MAC/cycle multiplier unit delivering up to 600 billion MACs per second, more than 12x the fastest commercial DSP.
     
  • Integrated high-performance DDR3 memory controllers: Two or four 72-bit controllers running up to 2133 MHz speeds with ECC support. Up to 1TB total capacity and powerful memory striping modes for maximum utilization.
     
  • Hardware acceleration engines: On-chip MiCA (Multistream iMesh Crypto Accelerator) system delivers up to 40Gbps encryption and 20Gbps full duplex compression processing, tightly coupled to the iMesh for extremely low latency and wire-speed small packet throughput. In addition, a high-performance true random number generator (RNG) and public key accelerator enable up to 50,000 RSA handshakes per second.
     
  • Packet processing accelerator: mPIPE (multicore Programmable Intelligent Packet Engine) system provides wire-speed packet classification, load balancing and buffer management. This flexible, C-programmable engine delivers 80 Gbps and 120 million packets-per-second of throughput for packets with multiple layers of encapsulation.

Target Markets and Availability

The TILE-Gx processor family is ideal for a wide range of markets including enterprise networking, cloud computing, multimedia and wireless infrastructure, with the TILE-Gx16 targeting more cost-sensitive applications and the TILE-Gx100 targeting performance applications. The TILE-Gx36 processor will be sampling in Q4 of 2010 with the other processors rolling out in the following two quarters.

Tilera Sponsors EE Times Many-Core Virtual Conference

Join Tilera for the EE Times Many-Core virtual conference on Oct. 28, 2009, from 11 a.m. to 5 p.m. Eastern to hear panelists from Tilera and other companies speak about the impending shift to many-core. Tilera will be hosting a premier booth where it will provide further details on the TILE-Gx family and answer any questions you may have. Register at: www.eetimes.com/manycore/

About Tilera

Tilera Corporation is the industry leader in highly scalable general purpose multicore processors for networking, wireless, and multimedia infrastructure applications. Tilera's processors are based on its breakthrough iMesh architecture that scales to hundreds of RISC-based cores on a single chip. The distributed nature, of Tilera's revolutionary architecture, and the standards-based tools, including ANSI C/C++ compiler, GNU tools and Eclipse IDE, deliver an unprecedented combination of performance, power efficiency and programming flexibility. Tilera was founded in October 2004, and now provides two product families: TILE64 processors and TILEPro processors. The company is headquartered in San Jose, Calif., with locations in Westborough, Mass., Shanghai, and Beijing.

-----

Source: Tilera Corp.

Sponsored Links

High-Performance Computing in Action
Businesses that want to be on the cutting edge of their industries are increasingly turning to high-performance computing (HPC) solutions to handle complex compute processes and speed up their rate of innovation. Download this Executive Brief to see how businesses in energy, life sciences and entertainment put HPC solutions to work in their operations.

Accelerate your science with Seneca
One of the first HPC providers installing a 4X NVIDIA Kepler K-20 cluster. Invites you to a free evaluation on Seneca’s NVIDIA K20 Kepler cluster, pre-loaded with AMBER, NAMD, LAMMPS

May 17, 2013

May 16, 2013

May 15, 2013

May 14, 2013

May 13, 2013

May 10, 2013

May 09, 2013

May 08, 2013

May 07, 2013

May 06, 2013



Feature Articles

Saddling Phi for TACC’s Stampede

The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Read more...

"No Exascale for You!" An Interview with Berkeley Lab's Horst Simon

Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Read more...

Supercomputing Vet Champions Quantum Cause

Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
Read more...

Short Takes

Running Computational Fluid Dynamics in the Cloud

May 16, 2013 | When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...

Computing the Physics of Bubbles

May 15, 2013 | Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...

Internet2 Awards Program Seeks Innovative Applications

May 10, 2013 | Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...

Floating Funding to Exascale Island

May 09, 2013 | The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
Read more...

HPC and the True Cost of Cloud

May 08, 2013 | For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
Read more...

Sponsored Whitepapers

Best Practices in Big Data Storage

05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.

Progress in Parallel: the Bull Parallel Programming Center

04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.

Sponsored Multimedia

SGI DMF ZeroWatt Disk Solution

In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.

Cray CS300-AC Cluster Supercomputer Air Cooling Technology Video

The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.

SC12 Editorial Feature HPCwire Soundbite sponsored by ISC

HPC Job Bank


Featured Events


  • June 16, 2013 - June 20, 2013
    ISC'13
    Leipzig,
    Germany

  • June 17, 2013 - June 18, 2013
    Forecast 2013
    San Francisco, CA
    United States





HPCwire Events