October 30, 2009
Oct. 30 -- A "multicore" revolution is occurring in computer chip technology. No longer able to sustain the previous growth period where processor speed was continually increasing, chip manufacturers are instead producing multicore architectures that pack increasing numbers of cores onto the chip. In the arena of high performance scientific computing, this revolution is forcing programmers to rethink the basic models of algorithm development, as well as parallel programming from both the language and parallel decomposition process.
To ensure that science effectively harnesses this new technology, the Department of Energy's (DOE) National Energy Research Scientific Computing Center (NERSC) is receiving $3.125 million in stimulus funds over the next two years from the American Recovery and Reinvestment Act to develop the Computational Science and Engineering Petascale Initiative. As part of this program, NERSC will hire eight post-doctoral researchers to help design and modify modeling codes in key research areas such as energy technologies, fusion and biosciences, to run on emerging many-core systems.
"Emerging multicore and other heterogeneous architectures provide opportunity for major increases in computational power over the next several years. Designing effective programming models and new strategies will be the key to achieving next-generation petascale computing," says Alice Koniges of NERSC's Science-Driven System Architecture Team, who will be heading the initiative.
The introduction of multicore chips as well as other new hardware designs such as those built on graphics processors, or GPUs, brings a new heterogeneity to the high performance computing community. While during the past 10–15 years, scientists were able to make amazing progress with parallel message passing models that allowed them to harness many thousands of processors, the new architectures have distinct differences in memory capacity and hierarchies that are causing researchers to consider new programming models and languages as a means to effectively exploit the power afforded by millions of cores.
Every year, NERSC provides computing resources to more than 3,000 DOE-supported scientists, who are developing new materials, modeling climate, investigating protein structures and conducting research in a host of other scientific endeavors. As the DOE Office of Science's primary scientific computing facility, the center is also tasked with helping these users adjust their codes to keep up with new trends in high performance computing. Currently, this includes overcoming the multicore revolution challenges.
Hired on a two-year term assignment, each of the initiative's post-doctoral researchers will work with key NERSC users to create new procedures for making their current algorithms suitable for very large numbers of processors, develop new algorithms to replace ones that do not scale, and introduce new language constructs that are suitable for many-core platforms. The researchers will also develop a framework for enabling a broader scientific community to take advantage of multicore performance.
The projects selected to participate in this collaboration will come from the DOE's Office of Advanced Scientific Computing Research's (ASCR) Leadership Computing Challenge Program, which dedicates a large percentage of NERSC's computing resources to high-risk, high-payoff simulations in areas directly related to the DOE’s energy mission, for national emergencies, or for broadening the community of researchers capable of using leadership computing resources.
"An integral part of this initiative is collaboration. Because we are hosting this program at NERSC, the post-docs can leverage the expertise of scientists and engineers running a world-class supercomputing facility, as well as members of the Berkeley Lab's Computational Research Division, who have extensive experience in creating computational tools and techniques for a wide range of science disciplines," says Koniges.
For more information about Berkeley Lab Computing Sciences, visit www.lbl.gov/cs. For more information about NERSC, visit www.nersc.gov.
-----
Source: Berkeley Lab
There are 0 discussion items posted.
|
Join the Discussion |
NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...
PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...
NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...
May 22, 2012 |
Company looks to renewable energy to power its computing infrastructure.
Read more...
May 16, 2012 |
Chief scientist discusses memory stacks, interconnects, and US technology leadership.
Read more...
May 15, 2012 |
GPU maker conjures up visualization technology for virtual desktops.
Read more...
May 14, 2012 |
Pessimistic predictions about technology have a poor track record, according to 451's John Barr.
Read more...
May 10, 2012 |
DRAM manufacturers gear up for DDR4.
Read more...