Visit additional Tabor Communication Publications
November 10, 2009
WEST LAFAYETTE, Ind., Nov. 10 -- Purdue University researchers are making progress in developing a new type of transistor that uses a finlike structure instead of the conventional flat design, possibly enabling engineers to create faster and more compact circuits and computer chips.
The fins are made not of silicon, like conventional transistors, but from a material called indium-gallium-arsenide. Called finFETs, for fin field-effect-transistors, researchers from around the world have been working to perfect the devices as potential replacements for conventional transistors.
In work led by Peide Ye, an associate professor of electrical and computer engineering, the Purdue researchers are the first to create finFETs using a technology called atomic layer deposition. Because atomic layer deposition is commonly used in industry, the new finFET technique may represent a practical solution to the coming limits of conventional silicon transistors.
"We have just demonstrated the proof of concept here," Ye said.
Findings are detailed in three research papers being presented during the International Electron Devices Meeting on Dec. 7-9 in Baltimore. The work is led by doctoral student Yanqing Wu, who provided major contributions for two of the papers.
The finFETs might enable engineers to sidestep a problem threatening to derail the electronics industry. New technologies will be needed for industry to keep pace with Moore's law, an unofficial rule stating that the number of transistors on a computer chip doubles about every 18 months, resulting in rapid progress in computers and telecommunications. Doubling the number of devices that can fit on a computer chip translates into a similar increase in performance. However, it is becoming increasingly difficult to continue shrinking electronic devices made of conventional silicon-based semiconductors.
In addition to making smaller transistors possible, finFETs also might conduct electrons at least five times faster than conventional silicon transistors, called MOSFETs, or metal-oxide-semiconductor field-effect transistors.
"The potential increase in speed is very important," Ye said. "The finFETs could enable industry to not only create smaller devices, but also much faster computer processors."
Transistors contain critical components called gates, which enable the devices to switch on and off and to direct the flow of electrical current. In today's chips, the length of these gates is about 45 nanometers, or billionths of a meter.
The semiconductor industry plans to reduce the gate length to 22 nanometers by 2015. However, further size reductions and boosts in speed are likely not possible using silicon, meaning new designs and materials will be needed to continue progress.
Indium-gallium-arsenide is among several promising semiconductor alloys being studied to replace silicon. Such alloys are called III-V materials because they combine elements from the third and fifth groups of the periodical table.
Creating smaller transistors also will require finding a new type of insulating layer essential for the devices to switch off. As gate lengths are made smaller than 22 nanometers, the silicon dioxide insulator used in conventional transistors fails to perform properly and is said to "leak" electrical charge.
One potential solution to this leaking problem is to replace silicon dioxide with materials that have a higher insulating value, or "dielectric constant," such as hafnium dioxide or aluminum oxide.
The Purdue research team has done so, creating finFETs that incorporate the indium-gallium-arsenide fin with a so-called "high-k" insulator. Previous attempts to use indium-gallium-arsenide finFETs to make devices have failed because too much current leaks from the circuit.
The researchers are the first to "grow" hafnium dioxide onto finFETs made of a III-V material using atomic layer deposition. The approach could make it possible to create transistors using the thinnest insulating layers possible -- only a single atomic layer thick.
The finlike design is critical to preventing current leakage, in part because the vertical structure can be surrounded by an insulator, whereas a flat device has the insulator on one side only.
The work is funded by the National Science Foundation and the Semiconductor Research Consortium and is based at the Birck Nanotechnology Center in Purdue's Discovery Park.
Source: Purdue University
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.