HPCwire: 3D Microchips for More Powerful and Environmentally-Friendly Computers

Since 1986 - Covering the Fastest Computers
in the World and the People Who Run Them

Translation Disclaimer

Subscribe | Sign In

Visit additional Tabor Communication Publications

Leading HPC
Solution Providers

December 11, 2009

3D Microchips for More Powerful and Environmentally-Friendly Computers

Dec. 11 -- The world of IT pursues its race for performance. CMOSAIC could boost the computing performance of central processors by a factor 10 while consuming less energy. The IBM Research Laboratory has joined EPFL and ETH Zurich -- the two Swiss Federal Institutes of Technology -- in this project of national scope supported by the Swiss National Science Foundation (SNSF) via its Nano-Tera programme.

3D microprocessors cooled from the inside through channels as thin as a human hair filled with a liquid coolant. Such is the solution currently being developed by researchers from the EPFL (Ecole Polytechnique Fédérale de Lausanne, Switzerland) and its sister organisation ETH Zurich to boost the performance of future computers. The CMOSAIC project, under the leadership of John R. Thome in Lausanne, aims to develop processors 10 times more powerful with as many transistors per cubic centimetre as there are neurons in the same volume of a human brain -- a functional density greater than ever before. IBM has just signed a partnership to join the adventure. Its Zurich-based lab will work together with the researchers from the Lausanne and Zurich Federal Institutes of Technology.

Not so long ago our computers had a single core that had to be boosted for performance -- making each machine into a great central heating system. Beyond 85° C, however, electronic components become unstable. To overcome this physical limit, a solution was found with multicore technology, where the same chip includes several processors that share tasks. Most of today's consumer electronics proudly boast a "dual core" or "quad core." However, in time the technology will come up against the same physical limits.

3D processors build on the idea of multicores. However, the cores are stacked vertically rather than placed side-by-side as in current processors. The advantage is that the entire surface of the core can be connected to the next layer, through 100 to 10,0000 connections per mm2. Shorter and more numerous, these minute interconnects should ensure that data transfer is 10 times faster, while reducing energy consumption and heat.

The Environment at Stake

The technological challenge is clear in terms of performance. But there is also an environmental stake. As John R. Thome, of the EPFL in Lausanne, explains: "In the United States, the industry's data centres already consume as much as 2 percent of available electricity. As consumption doubles over a five-year period, the supercomputers of 2100 would theoretically use up the whole of the USA's electrical supply!"

Although 3D microprocessors will use up less energy and generate less heat, they will still warm up. This is why John R. Thome's team is in charge of developing a revolutionary cooling system. Channels with a 50-micron diameter are inserted between each core layer. These microchannels contain a cooling liquid, which exits the circuit in the form of vapour, is brought back to the liquid state by a condenser and finally pumped back into the processor. Next year, a prototype of this cooling system will be implemented and tested under actual operating conditions -- but without a processor.

CMOSAIC is mostly funded by the SNSF via its Nano-Tera programme dedicated to cutting-edge information technology. Six labs at EPFL, ETH Zurich and IBM also contribute to financing and are each investigating a specific aspect of the project, coordinated by John R. Thome of EPFL, on the shores of Lake Geneva.

It will take a few years until 3D microchips equip consumer electronics. The initial 3D microprocessors should be fitted on supercomputers by 2015, while the version with an integrated cooling system should go to market around 2020.

For a graphic depicting a comparison of today's microchips with the 3D microchips of tomorrow, visit http://actualites.epfl.ch/index.php?module=epflfiles&func=getFile&fid=11913&inline=1.

-----

Source: EPFL (Ecole Polytechnique Fédérale de Lausanne, Switzerland)

Share Options

Subscribe

Subscribe to HPCwire

Discussion

There are 0 discussion items posted.

Join the Discussion

Become a Registered User Today!

Registered Users Log in join the Discussion

RSS Feeds

Feeds by Topic

Feeds by Industry

Feeds by Content Type

Subscribe to All Content

All

May 23, 2012

May 22, 2012

May 21, 2012

May 18, 2012

May 17, 2012

May 16, 2012

May 15, 2012

May 14, 2012

May 11, 2012

Feature Articles

NVIDIA Works On CPU Co-Dependency Issues with Kepler GPU

NVIDIA is telling everyone that the GK110, its new Kepler GPU aimed at supercomputing, is all about improving performance per watt. But the other driving theme behind the new architecture is reducing the GPU's reliance on its CPU host. How well it accomplishes both these goals areas could determine the success of the new chip in high performance computing.
Read more...

OpenACC Starts to Gather Developer Mindshare

PGI, Cray, and CAPS enterprise are moving quickly to get their new OpenACC-supported compilers into the hands of GPGPU developers. At NVIDIA's GPU Technology Conference this week, there was plenty of discussion around the new HPC accelerator framework, and all three OpenACC compiler makers, as well as NVIDIA, were talking up the technology.
Read more...

NVIDIA Launches Kepler Into HPC

NVIDIA has introduced its first Kepler-generation GPU product for high performance computing, and revealed some of the inner working of the new architecture. The announcement took place at the kickoff of the company's GPU Technology Conference taking place this week in San Jose, California.
Read more...