Visit additional Tabor Communication Publications
March 29, 2010
Starting in 2010, AMD will begin a new Opteron strategy that is based on two distinct server platforms: the Maranello (G34 socket) and the San Marino (C32 socket). Maranello is the one AMD has been talking about for some time, and until yesterday, was assumed to be the one and only platform that would carry the Opteron torch into the next decade. But apparently AMD plans to carry two server platforms into the future. In essence, they reflect the performance-versus-value dichotomy AMD sees in the marketplace.
The two platforms will map to separate Opteron processor families: the 6000 series for Maranello and the 4000 series for San Marino. The first chips to land on Maranello will be the 8- to 12-core Magny-Cours in 2010, followed by the 12 to 16-core Interlagos chips in 2011. Meanwhile, San Marino will get the 4- to 6-core Lisbon in 2010 and 6- to 8-core Valencia in 2011. Apparently, the 6-core Sao Paulo chip has disappeared from the roadmap.
As such, Maranello will represent the company's high-end server platform for two- and four-socket systems using the brawniest Opterons, while San Marino will be the economy platform for one- and two-socket systems using CPUs with lesser core counts. AMD has characterized these platforms in a slightly more flattering way, with Maranello aimed at applications requiring "performance and expandability," while San Marino is the choice for "power, efficiency and value."
The immediate question that popped into my head was: Which one is aimed at high performance computing? From AMD's perspective, the answer is both of them. The company lists virtualization, databases and HPC as application areas for Maranello, while file & print, email, virtualization, Web, cloud and HPC are designated for San Marino (note that virtualization turns up on both platforms too).
In practice, though, I suspect Maranello will be the choice for most OEMs that build servers for the HPC submarket. It supports four channels of DDR3 memory and up to 12 DIMMs, while San Marino tops out at two channels and four DIMMs. On the other hand, the two-channel, four-DIMM arrangement potentially delivers better overall memory performance since the channels-to-DIMM ratio is better. It may just be a matter of weighing the tradeoffs of a scaled-up (Maranello) versus scaled-out (San Marino) system.
In any case, I kind of like AMD's strategy here. The company has always been focused on balancing memory performance with compute power, so it's no real surprise it splits its platform just at the point that processor core counts are likely to diversify for different application areas. The realization that memory performance is almost impossible to scale under a single platform makes life more complicated for AMD. But it also allows the company to design CPUs with better assumptions about how they're going to be used in the field.
I'm also guessing that at least part of the decision to diversify the roadmap was a result of AMD's conclusion that it couldn't outrun Intel silicon. As AMD did in 2005 with the introduction of the K8 Opteron architecture that brought integrated memory controllers and the Direct Connect Architecture, the company is once again trying to out-maneuver its larger rival with a more balanced design.
Of course that doesn't mean AMD won't try to outgun Intel chips when it sees an opportunity. Along with the platform news, the company also announced it was launching its 6-core Istanbul processor a few months ahead of schedule, with OEMs expected to start shipping machines with the new chips in June. Since Intel's only 6-core Xeon is the Dunnington chip, based on the older front-side bus architecture, this was a way to muddy the waters a bit after Intel's launch of its quad-core Nehalem chips. Intel's 8-core Xeon, Nehalem EX, is getting primed for launch, but isn't expected to show up until early 2010. At that point, AMD could have its 8-core Magny-Cours ready to go.
Posted by Michael Feldman - March 29, 2010 @ 1:47 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Jun 13, 2013 |
Titan, the Cray XK7 at the Oak Ridge National Lab that debuted last fall as the fastest supercomputer in the world with 17.59 petaflops of sustained computing power, will rely on its previous LINPACK test for the upcoming edition of the Top 500 list.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.