Visit additional Tabor Communication Publications
June 17, 2010
If you've been following this publication even casually for the past four years or so, I'm sure you realize that a lot of digital ink has been spilled about the ascent of GPUs in high performance computing. This week was no exception. Part of this interest is due to the fact that, as HPC goes, GPU computing is one of the industry's more exciting topics. After all, major processor transitions in supercomputing only occur once every 20 years or so, and we seem to be in one of them now.
This tends to happens as new chips promising better performance per dollar come to the fore. The fact the GPUs can also deliver superior performance per watt is especially relevant now, given that post-petascale computing will require much more energy-efficient processing than that afforded by traditional CPUs.
The excitement doesn't stop there. From the code jockey's point of view, what could be more fun than having to rewrite your software for an entirely new processor architecture? Well, the truth is that a lot of programmers (and their masters) don't see that as fun at all. Outside of the halls of academia, the dominant mantra of software developers is: "If it ain't broke, don't fix it." And that's one of largest impediments to GPU computing today. Despite CUDA, OpenCL, and whatever other programming frameworks get layered on top of them, writing code for data-parallel architectures like GPUs requires real work by skilled programmers.
But throughout the history of HPC, rewriting applications for new architectures is the rule, not the exception. Developers have transitioned from vector chips to scalar ones, and are now making the arduous trek to parallel processors. Whether that architecture turns out to be a general-purpose GPU along the lines of NVIDIA's Fermi processor, an integrated heterogeneous design, such as AMD's Fusion accelerated processing units (APUs), or something else is still unknown.
That something else could be Intel's revamped Larrabee processor. Since the chipmaker has re-entered the HPC accelerator sweepstakes with its plans to build a purpose-built data parallel computing chip -- an x86-based manycore design known as the Many Integrated Core (MIC) architecture -- the GPU computing juggernaut could get derailed before it really gets going. But since we're not likely to see a commercial product for a couple of years, the GPGPU contingent has a pretty big head start on anything Intel will come up with.
Of course, it could be argued that the different trajectories of the three chip vendors will produce uniquely useful solutions for a variety of data parallel platforms. But I think it's more likely that the current diversity of architectures on the table will eventually be honed down to just one in the not-so-distant future. If history is a guide, the HPC market tends to coalesce around an architecture that fits the market conditions of the times.
The current dominance of x86-based Linux clusters drives home the point. The HPC community didn't decide that distributed memories, MPI programming, and the x86 instruction set was exactly what supercomputers needed for the terascale age. Rather it was cheap commodity processors and open source software that drove how HPC systems would be shaped for more than a decade.
Today, no one would argue that commodity clusters represent the optimal solution for HPC, either performance-wise, management-wise, from an energy efficiency standpoint, or for ease of programming. But we rarely get optimal solutions for HPC (or for anything, really). In fact, we never get them. Optimal solutions are the stuff of marketing brochures and utopian novels.
In a recent ZDNet blog, NAG's Andy Jones looked into his crystal ball, wondering if GPU-type processors would become the next big thing in supercomputing. He noted that the last transition, from RISC CPUs to x86, was relatively painless because software tools and support for the latter architecture were already abundant. For GPU computing, he points out, this is not the case. Andy also notes the lack of a standard data parallel architecture:
Perhaps most critically, the various GPU-like options of, say, Fusion, Knights and Fermi are sufficiently diverse not to make it a simple choice between CPU vs GPU. The lesson from the past was that good code with long life expectancy could be developed without knowing upfront if it was to run on Opteron or Xeon.
In his judgement, though, all these issues will only slow adoption, and the community seems to be coming to the same conclusion. In the past few months, IBM, Cray, SGI, Dell, Bull, Appro and a host of less prominent HPC players have announced GPU-accelerated HPC systems, or at least plans to build them. Berkeley's Dave Patterson, University of Tennessee's Jack Dongarra, and Tokyo Tech's Satoshi Matsuoka have all endorsed GPU computing and now figure prominently in NVIDIA slide decks. Over the next couple of years, as supercomputing centers roll out their GPU-equipped supers, more teraflop-level GPGPU workstations show up on desktops, and Intel fields their MIC processors, we'll have a better sense of how this transition is going to occur.
Posted by Michael Feldman - June 17, 2010 @ 6:21 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
Contributing commentator, Andrew Jones, offers a break in the news cycle with an assessment of what the national "size matters" contest means for the U.S. and other nations...
Today at the International Supercomputing Conference in Leipzing, Germany, Jack Dongarra presented on a proposed benchmark that could carry a bit more weight than its older Linpack companion. The high performance conjugate gradient (HPCG) concept takes into account new architectures for new applications, while shedding the floating point....
Not content to let the Tianhe-2 announcement ride alone, Intel rolled out a series of announcements around its Knights Corner and Xeon Phi products--all of which are aimed at adding some options and variety for a wider base of potential users across the HPC spectrum. Today at the International Supercomputing Conference, the company's Raj....
Jun 18, 2013 |
The world's largest supercomputers, like Tianhe-2, are great at traditional, compute-intensive HPC workloads, such as simulating atomic decay or modeling tornados. But data-intensive applications--such as mining big data sets for connections--is a different sort of workload, and runs best on a different sort of computer.
Jun 18, 2013 |
Researchers are finding innovative uses for Gordon, the 285 teraflop supercomputer housed at the San Diego Supercomputer Center (SDSC) that has a unique Flash-based storage system. Since going online, researchers have put the incredibly fast I/O to use on a wide variety of workloads, ranging from chemistry to political science.
Jun 17, 2013 |
The advent of low-power mobile processors and cloud delivery models is changing the economics of computing. But just as an economy car is good at different things than a full size truck, an HPC workload still has certain computing demands that neither the fastest smartphone nor the most elastic cloud cluster can fulfill.
Jun 14, 2013 |
For all the progress we've made in IT over the last 50 years, there's one area of life that has steadfastly eluded the grasp of computers: understanding human language. Now, researchers at the Texas Advanced Computing Center (TACC) are utilizing a Hadoop cluster on its Longhorn supercomputer to move the state of the art of language processing a little bit further.
Jun 13, 2013 |
Titan, the Cray XK7 at the Oak Ridge National Lab that debuted last fall as the fastest supercomputer in the world with 17.59 petaflops of sustained computing power, will rely on its previous LINPACK test for the upcoming edition of the Top 500 list.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
Join HPCwire Editor Nicole Hemsoth and Dr. David Bader from Georgia Tech as they take center stage on opening night at Atlanta's first Big Data Kick Off Week, filmed in front of a live audience. Nicole and David look at the evolution of HPC, today's big data challenges, discuss real world solutions, and reveal their predictions. Exactly what does the future holds for HPC?
Join our webinar to learn how IT managers can migrate to a more resilient, flexible and scalable solution that grows with the data center. Mellanox VMS is future-proof, efficient and brings significant CAPEX and OPEX savings. The VMS is available today.