Visit additional Tabor Communication Publications
June 22, 2010
Using Tilera's TILEPro64 processors, the S2Q server packs up to 10,000 cores in a standard rack that consumes less than eight kilowatts of power
SANTA CLARA, Calif., and SAN FRANCISCO, June 22 -- Velocity 2010 and Structure 2010 -- Tilera Corporation, the world leader in many-core general purpose microprocessors for cloud computing and networking applications, and Quanta Computer Inc., one of world's largest computer ODMs, today unveiled the world's most power efficient and highest compute density server, codenamed S2Q. The S2Q server, targeted specifically to tackle today's cloud computing workloads, was designed in collaboration with cloud datacenter providers, end customers and software partners. It is targeted at large-scale datacenters running high performance Web, database, hosting, and finance applications.
"This announcement is the validation of the real-world implications of our processors and what they offer," says Omid Tahernia, CEO, Tilera Corporation. "Cloud is changing the way we think about computing. There are new demands for power efficiency and density that are not met by the x86 technology. Tilera-based servers are meeting these exact needs in the market."
"We are very excited about the S2Q server. This is a technological breakthrough, providing the high performance required at a fraction of the space and power budget," said Mike Yang, vice president of the cloud computing business unit, Quanta Computer Inc. "This server illustrates Quanta's continued leadership in server designs providing the latest in technology to the market."
Each S2Q server includes eight Tilera TILEPro64 processors and replaces eight high-end Intel Xeon 5000-class dual-socket servers, making it the highest performance and performance density 2U server in the industry. It provides vendors the building block for large-scale web clouds. Moreover, the integration of I/O on each processor enables this server to provide up to sixteen 10 GbE interfaces and sixteen 1 Gb interfaces without adding the power and the cost of additional chipsets and networking cards.
World's highest density and highest compute 2U server
Power efficient and eco-friendly server
Serviceability and management
Tilera's many-core design is ideal for the cloud because cloud applications execute millions of small parallel tasks simultaneously, instead of very complicated single threaded programs, which require very big cores. The TILEPro64 processor features 64 cores running SMP Linux. Tilera's iMesh technology enables it to integrate many cores with coherent caches to deliver scalable performance.
The S2Q server will be available to customers in September 2010 in limited quantities and generally available in Q4 2010. For additional information on the S2Q server contact S2Q@qsscit.com.
Tilera will be demonstrating the S2Q system on June 22-24 at Velocity 2010 in Santa Clara, Calif., and on June 23-24 at Structure 2010 in San Francisco.
Tilera Corporation is the industry leader in general purpose multicore and many-core processors for cloud computing and communications applications. Tilera's processors are based on its breakthrough distributed iMesh architecture, which enables it to scale to hundreds of general purpose, low power, cores and continue to scale with new process technology. With this revolutionary architecture, a standard Linux environment, and standard GNU tools, Tilera delivers unprecedented general purpose compute capacity at a fraction of the power consumption of legacy processors. Tilera has three product families: the TILE64, the TILEPro and its latest: the TILE-Gx. The company is headquartered in San Jose, Calif., with locations in Westborough, Mass., Yokohama, Japan, Beijing, and Shanghai, China.
Source: Tilera Corp.
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.