Visit additional Tabor Communication Publications
August 19, 2010
Alongside multicore CPUs and cloud computing, GPGPU is a technology that will continue to shake up the way computing is done for years to come. To the general public, the GPGPU phenomenon is probably the least visible of the three I mentioned, but it may end up having just as much of an impact.
The most noticeable effect from GPU computing will be the way it redefines what we think of as a general-purpose processor. Historically, specialized processors get swallowed by the CPU when their functions are no longer thought of as specialized. We saw this with floating point units and, more recently, with memory controllers. (Although some flexibility gets lost, the integrated model is much more economical in terms of power usage and space.) We're seeing this same general-purpose capability coming to fruition in GPUs. Today these devices can be used for traditional graphics, advanced visualization, and floating point/vector processing. The rise of general-purpose GPU computing will inexorably push graphics-flavored logic onto the CPU die.
We're already seeing CPU-GPU designs coming from the two big x86 chip vendors. AMD is blazing the trail with their Fusion APU (Accelerated Processing Unit) processors, the first of which are slated to show up in early 2011. These initial designs will be targeted to the consumer market -- desktops and notebooks -- where video processing and CPU-centric applications are already well integrated. Intel's upcoming Sandy Bridge processors that are aimed at the consumer space will also incorporate a GPU on the same chip. Like AMD, these processors will available in early 2011. For both chipmakers, this represents the first time CPUs and GPUs will share the same silicon real estate.
For GPGPU enthusiasts though, these early heterogeneous designs really represent transition technologies. In most cases, the integrated GPU will be used for traditional graphics and visualization, with the CPU still handling most of the floating point and vector math. In that sense, there will be some redundant functionality on these early chips. The larger payoff will occur when the CPU's floating point and SIMD logic is merged with the GPU. It's probably wrong to think of that as an endpoint, since it's more likely to play out as gradual evolution over multiple generations of processor architectures.
Before then we should see CPU-GPU designs for server chips. AMD has hinted about such platforms, but hasn't committed to any specific products or roadmap. For this to make sense economically, the semiconductor process will have to be small enough to get a high-end CPU and GPU on the same die. That probably won't be practical until chips can be manufactured below the 32nm node. Also, software that can take advantage of heterogeneous designs will have to be in place to support a broad market for these chips in the enterprise -- i.e., not just for high performance computing. Because of these constraints, I think the earliest we'll see CPU-GPU server chips will be 2012,and more likely 2013.
So where does this leave CPU-less NVIDIA? Right now, the company sits atop the GPGPU computing market, but has no public plans to integrate its high-end GPUs with a CPU. For the time being, at least, NVIDIA seems content to pursue the GPU computing market with discrete devices, like its Tesla products, connected remotely to x86 processors.
Ironically, though, the greater success NVIDIA has in building a GPGPU business and bringing more applications into the fold, the greater the demand will be for CPU integration. And if both AMD and Intel start offering high-end CPU-GPU products, NVIDIA's discrete GPU business will suffer.
It's worthwhile noting that NVIDIA actually does have a CPU-GPU platform in its current Tegra line of processors for mobile devices. The CPU in this case is the ARM processor, a compact little chip that is quite popular for low-power platforms like cell phones. It's not too far a stretch to think NVIDIA may be designing a chip that marries its CUDA-class GPUs with ARM CPUs. This week, startup Smooth-Stone revealed it will build servers based on ARM processors. If these are able to gain a foothold in datacenters, an NVIDIA Tesla-ARM server chip would look very interesting indeed.
Posted by Michael Feldman - August 19, 2010 @ 2:51 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.