Visit additional Tabor Communication Publications
September 09, 2010
It seems like every time a chip vendor talks about its latest netbook processor, there are a flurry of articles about how such chips could be worked into a server. The impetus for this line of thinking is the power crisis in the datacenter. Processors targeted for netbooks and handheld consumer devices are ultra low-power and usually have a better performance per watt metric than your traditional server chippery. Not only that, these power-saving CPUs sell for just a fraction of the price of a typical server processor.
The most recent example of this line of thinking was precipitated by AMD's unveiling of its upcoming Bobcat microarchitecture last month at Hot Chips. Bobcat is the company's future core design destined for the netbook and notebook market. It wasn't long before articles like this from HotHardware.com showed up, suggesting that the new core design might be a great fit for ultra low-power servers and microblades.
The idea is that these power-sipping CPUs are especially efficient at scaled-out computing, where individual core performance is less important than the aggregate performance of the entire system. The idea, of course, is to offer the equivalent computational throughput for much less power than a conventional Opteron- or Xeon-based server. On paper that's true. Bobcat, for example, is advertised to offer a sub one-watt core with about 90 percent of the performance of a mainstream notebook chip. Certainly one would expect Bobcat-based CPUs to offer much better performance-per-watt numbers than their larger Opteron brethren.
In some cases, this creative thinking has gone somewhat further, that is, into actual product roadmaps. Earlier this summer, startup SeaMicro announced it was going to use an Intel 1.6 GHz Atom processor to power a new breed of low-power server. The SM10000 stuffs 512 Atom processors into a single box, while being able to run off-the-shelf applications and operating systems. SeaMicro's claim is that it can deliver comparable performance to a conventional x86 server, but use just a fourth of the power and space.
Meanwhile startup Smooth-Stone is looking to use ARM processors as the basis for another kind of low-power server. Mostly associated with cell phones and other mobile devices, the latest ARM chips will include support for both OS virtualization and the ability to address up to a terabyte of memory.
Given that there has been little experience with this type of computing, the application set for these ultra low-power servers is still a bit fuzzy. It appears that Dell and SeaMicro are aiming their offerings at cloud hosting, Web farms and other light-load applications. The practical consideration here is that single thread performance is not all that good for these under-powered chips, especially compared to a Xeon or Opteron processor. But applications that can be divvied up efficiently across many processors into independent lightweight tasks are perfect for this kind of computing.
On the other hand, where single-thread application performance is the bottleneck, execution times will suffer. Sure, power is expensive, but time is even more so. That makes most compute-bound workloads, including the vast majority of HPC apps, unsuitable for these lowly chips, with the possible exception of embarrassingly parallel codes.
That might be the end of it if it weren't for this GPGPU phenomenon. In this case, the CPU is used to drive the GPU, where the most compute-intensive piece of the application is executed. If enough of the app can be offloaded to the graphics accelerator, the CPU need not be all that muscular. Thus a power-sipping CPU might be the perfect companion to the power-hogging GPU.
In practice, though, I don't think we're quite there yet. From what I've gathered, the profile of many GPU-ported codes is such that they still rely on speedy CPUs for at least a portion of the application. It would be interesting for GPGPU developers to track execution cycles on the two processors, and determine how big a CPU is really required for a given code. It might even give some enterprising vendor an idea about how to build a better balanced GPGPU server.
Posted by Michael Feldman - September 09, 2010 @ 5:56 PM, Pacific Daylight Time
Michael Feldman is the editor of HPCwire.
No Recent Blog Comments
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
Supercomputing veteran, Bo Ewald, has been neck-deep in bleeding edge system development since his twelve-year stint at Cray Research back in the mid-1980s, which was followed by his tenure at large organizations like SGI and startups, including Scale Eight Corporation and Linux Networx. He has put his weight behind quantum company....
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
May 08, 2013 |
For engineers looking to leverage high-performance computing, the accessibility of a cloud-based approach is a powerful draw, but there are costs that may not be readily apparent.
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.