Visit additional Tabor Communication Publications
September 27, 2010
SANTA CLARA, Calif., Sept. 27 -- Intilop Inc., a leading developer and provider of advanced high complexity IPs and system solutions in Network protocol processing, traffic acceleration, traffic management and network security, today announced its flagship 10 Gigabit TCP Offload Engine that delivers the highest throughput and least latency in the industry. The latency of ~100 ns was made possible by patent-pending advanced dynamic array search architecture.
The 10Gb TCP/IP offload engine (full offload) also integrates a 10Gbit Ethernet MAC (10GbE) controller, variety of CPU interfaces (optional), UDP Offload (optional), DDRx memory interface (optional), PCIe Gen-2 (optional). This 10Gb TOE reduces CPU's involvement in TCP processing by more than 95 percent, presents a very attractive solution to the latency sensitive financial markets and is a critical building block for the current and future high performance networking equipment in converged IP networks. It is targeted towards Xilinx Vertex 5/6, Altera GXIII/IV FPGA families. A detailed performance report is available upon request.
Due to its flexible architecture, the developers of high end FPGAs/ASICs/ASSPs, network adapters, Lan-on-Mother board (LOM) and very large scale FPGA-SoC IP integrators can provide differentiated solutions to the end users in financial markets, Web servers, email servers, high end servers in datacenters, government network systems, university network systems. The 10Gb TOE is Intilop's third generation flagship TOE architecture, based upon their industry-proven 1Gb TOE architecture. The highly flexible and scalable architecture offers customers, ability to customize it to suite their specific application.
The highly integrated, highly scalable full offload TOE employs patent-pending high performance VLIW microcode machines and advanced search hardware design techniques that test the limits in FPGA and ASIC design/integration technologies. It employs best of cut-through and store-and-forward architectural features that utilize intilop's third generation TOE, EMAC and RDMA designs. There are so many features that are easily configurable which make the value proposition even more useful and powerful. The unprecedented customizable features as options include; scalable number of TCP sessions, type of CPU interface, on-chip DDRx controller, on-chip PCIe interface, multiple (2-4) 10G Ethernet MACs, VLAN support, TCP bypass mode, Fibre Channel over Ethernet (FCoE) support and others.
"We responded to our existing TOE customers' requests to deliver TOE engines with least latency and highest bandwidth possible that is also scalable. Having a fixed architecture does not provide the capability to deliver differentiated solutions. We hope that with this type of scalability, flexibility and performance, Intilop's 10G TOE really opens up tremendous opportunities for next generation of hyper performance advanced system solutions in IP networks," said K Masood, president and CTO.
Intilop Corporation is a developer and pioneer in advanced networking silicon IP and solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and engineering services provider for networking, network security, storage and embedded systems. The company offers silicon proven semiconductor IP and solutions with comprehensive hardware and software development experience
Source: Intilop Corp.
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
The Xeon Phi coprocessor might be the new kid on the high performance block, but out of all first-rate kickers of the Intel tires, the Texas Advanced Computing Center (TACC) got the first real jab with its new top ten Stampede system.We talk with the center's Karl Schultz about the challenges of programming for Phi--but more specifically, the optimization...
Although Horst Simon was named Deputy Director of Lawrence Berkeley National Laboratory, he maintains his strong ties to the scientific computing community as an editor of the TOP500 list and as an invited speaker at conferences.
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
May 09, 2013 |
The Japanese government has revealed its plans to best its previous K Computer efforts with what they hope will be the first exascale system...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.