November 29, 2010
Nov. 29 -- Electrical engineers generated short, powerful light pulses on a chip -- an important step toward the optical interconnects that will likely replace the copper wires that carry information between chips within today's computers. University of California, San Diego electrical engineers recently developed the first ultra compact, low power pulse compressor on a silicon chip to be described in the scientific literature. Details appeared online in the journal Nature Communications on November 16.
This miniaturized short pulse generator eliminates a roadblock on the way to optical interconnects for use in PCs, datacenters, imaging applications and beyond. These optical interconnects, which will aggregate slower data channels with pulse compression, will have far higher data rates and generate less heat than the copper wires they will replace. Such aggregation devices will be critical for future optical connections within and between high speed digital electronic processors in future digital information systems.
"Our pulse compressor is implemented on a chip, so we can easily integrate it with computer processors," said Dawn Tan, the Ph.D. candidate in the Department of Electrical and Computer Engineering at UC San Diego Jacobs School of Engineering who led development of the pulse compressor. "Next generation computer networks and computer architectures will likely replace copper interconnects with their optical counterparts, and these have to be complementary metal oxide semiconductor (CMOS) compatible. This is why we created our pulse compressor on silicon," said Tan, an electrical engineering graduate student researcher at UC San Diego, and part of the National Science Foundation funded Center for Integrated Access Networks.
The pulse compressor will also provide a cost effective method to derive short pulses for a variety of imaging technologies such as time resolved spectroscopy – which can be used to study lasers and electron behavior, and optical coherence tomography -- which can capture biological tissues in three dimensions.
In addition to increasing data transfer rates, switching from copper wires to optical interconnects will reduce power consumption caused by heat dissipation, switching and transmission of electrical signals.
"At UC San Diego, we recognized the enabling power of nanophotonics for integration of information systems close to 20 years ago when we first started to use nano-scale lithographic tools to create new optical functionalities of materials and devices -- and most importantly, to enable their integration with electronics on a chip. This Nature Communications paper demonstrates such integration of a few optical signal processing device functionalities on a CMOS compatible silicon-on-insulator material platform," said Yeshaiahu Fainman, a professor in the Department of Electrical and Computer Engineering in the UC San Diego Jacobs School of Engineering. Fainman acknowledged DARPA support in developing silicon photonics technologies which helped to enable this work, through programs such as Silicon-based Photonic Analog Signal Processing Engines with Reconfigurability (Si-PhASER) and Ultraperformance Nanophotonic Intrachip Communications (UNIC).
Pulse Compression for On-Chip Optical Interconnects
The compressed pulses are seven times shorter than the original -- the largest compression demonstrated to date on a chip.
Until now, pulse compression featuring such high compression factors was only possible using bulk optics or fiber-based systems, both of which are bulky and not practical for optical interconnects for computers and other electronics. The combination of high compression and miniaturization are possible due to a nanoscale, light-guiding tool called an "integrated dispersive element" developed and designed primarily by electrical engineering Ph.D. candidate Dawn Tan. The new dispersive element offers a much needed component to the on-chip nanophotonics tool kit.
The pulse compressor works in two steps. In step one, the spectrum of incoming laser light is broadened. For example, if green laser light were the input, the output would be red, green and blue laser light. In step two, the new integrated dispersive element developed by the electrical engineers manipulates the light so each spectrum in the pulse is travelling at the same speed. This speed synchronization is where pulse compression occurs.
Imagine the laser light as a series of cars. Looking down from above, the cars are initially in a long caravan. This is analogous to a long pulse of laser light.
After stage one of pulse compression, the cars are no longer in a single line and they are moving at different speeds. Next, the cars move through the new dispersive grating where some cars are sped up and others are slowed down until each car is moving at the same speed. Viewed from above, the cars are all lined up and pass the finish line at the same moment.
This example illustrates how the on-chip pulse compressor transforms a long pulse of light into a spectrally broader and temporally shorter pulse of light. This temporally compressed pulse will enable multiplexing of data to achieve much higher data speeds.
"In communications, there is this technique called optical time division multiplexing or OTDM, where different signals are interleaved in time to produce a single data stream with higher data rates, on the order of terabytes per second. We've created a compression component that is essential for OTDM," said Tan.
The UC San Diego electrical engineers say they are the first to report a pulse compressor on a CMOS-compatible integrated platform that is strong enough for OTDM.
"In the future, this work will enable integrating multiple 'slow' bandwidth channels with pulse compression into a single ultra-high-bandwidth OTDM channel on a chip. Such aggregation devices will be critical for future inter- and intra-high speed digital electronic processors interconnections for numerous applications such as datacenters, field-programmable gate arrays, high performance computing and more," said Fainman, holder of the Cymer Inc. Endowed Chair in Advanced Optical Technologies at the UC San Diego Jacobs School of Engineering and Deputy Director of the NSF-funded Center for Integrated Access Networks.
-----
Source: Daniel Kane, UC San Diego
In quieter times, sounding the bell of funding big science with big systems tends to resonate further than when ears are already burning with sour economic and national security news. For exascale's future, however, the time could be ripe to instill some sense of urgency....
Read more...
In a recent solicitation, the NSF laid out needs for furthering its scientific and engineering infrastructure with new tools to go beyond top performance, Having already delivered systems like Stampede and Blue Waters, they're turning an eye to solving data-intensive challenges. We spoke with the agency's Irene Qualters and Barry Schneider about..
Read more...
Large-scale, worldwide scientific initiatives rely on some cloud-based system to both coordinate efforts and manage computational efforts at peak times that cannot be contained within the combined in-house HPC resources. Last week at Google I/O, Brookhaven National Lab’s Sergey Panitkin discussed the role of the Google Compute Engine in providing computational support to ATLAS, a detector of high-energy particles at the Large Hadron Collider (LHC).
Read more...
May 23, 2013 |
he study of climate change is one of those scientific problems where it is almost essential to model the entire Earth to attain accurate results and make worthwhile predictions. In an attempt to make climate science more accessible to smaller research facilities, NASA introduced what they call ‘Climate in a Box,’ a system they note acts as a desktop supercomputer.
Read more...
May 22, 2013 |
At some point in the not-too-distant future, building powerful, miniature computing systems will be considered a hobby for high schoolers, just as robotics or even Lego-building are today. That could be made possible through recent advancements made with the Raspberry Pi computers.
Read more...
May 16, 2013 |
When it comes to cloud, long distances mean unacceptably high latencies. Researchers from the University of Bonn in Germany examined those latency issues of doing CFD modeling in the cloud by utilizing a common CFD and its utilization in HPC instance types including both CPU and GPU cores of Amazon EC2.
Read more...
May 15, 2013 |
Supercomputers at the Department of Energy’s National Energy Research Scientific Computing Center (NERSC) have worked on important computational problems such as collapse of the atomic state, the optimization of chemical catalysts, and now modeling popping bubbles.
Read more...
May 10, 2013 |
Program provides cash awards up to $10,000 for the best open-source end-user applications deployed on 100G network.
Read more...
05/10/2013 | Cleversafe, Cray, DDN, NetApp, & Panasas | From Wall Street to Hollywood, drug discovery to homeland security, companies and organizations of all sizes and stripes are coming face to face with the challenges – and opportunities – afforded by Big Data. Before anyone can utilize these extraordinary data repositories, however, they must first harness and manage their data stores, and do so utilizing technologies that underscore affordability, security, and scalability.
04/15/2013 | Bull | “50% of HPC users say their largest jobs scale to 120 cores or less.” How about yours? Are your codes ready to take advantage of today’s and tomorrow’s ultra-parallel HPC systems? Download this White Paper by Analysts Intersect360 Research to see what Bull and Intel’s Center for Excellence in Parallel Programming can do for your codes.
In this demonstration of SGI DMF ZeroWatt disk solution, Dr. Eng Lim Goh, SGI CTO, discusses a function of SGI DMF software to reduce costs and power consumption in an exascale (Big Data) storage datacenter.
The Cray CS300-AC cluster supercomputer offers energy efficient, air-cooled design based on modular, industry-standard platforms featuring the latest processor and network technologies and a wide range of datacenter cooling requirements.